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Sommaïre
Avec l’arrivée des systèmes embarqués qui incorporent un nombre croissant de
composantes logicielles, il devient plus critique que jamais de rétrécir l’écart qui
existe entre la modélisation de niveau système et l’implantation.
Dans ce travail nous illustrons, par le développement d’un nouvel environnement de
modélisation et simulation basé sur le langage de programmation C#, le potentiel
insoupçonné de modélisation matérielle/logicielle du .Net framework, potentiel qui a
permis de pousser SystemC au-delà de ses limites.
Notre environnement, appelé ESys.Net, utilise les concepts de programmation
avancés de .Net et C# tels que la réflectivité, la programmation par attribut et la
création dynamique de délégués, afin de créer un environnement plus polyvalent que
SystemC.
ESys.Net a pu bénéficier de plusieurs constructions puissantes du génie logiciel en
raison de l’utilisation de .Net comme base. Les résultats expérimentaux que nous
avons recueillis démontrent que ces constructions n’entraînent pas de pénalités
d’exécution significatives.
Mots clés : modélisation, .Net, C#, simulation, système-sur-puce, langages de
description, SystemC
II
Abstract
The need to bridge the gap between system level and implemenfation level modeling
is becoming critical as embedded systems incorporate more software components.
Through this work we illustrate, by developing a new modeling and simulation
environment, how we can use the .Net Framework through the use of the C#
programming language to model hardware/software systems and alleviate the
different shortcomings of C++ that are hindering the evolution of SystemC.
Our environment, called ESys.Net, uses the advance programming features of .Net
and C# such as reflection, affribute programming and dynamic delegate creation to
produce a flexible solution that is meant to be an evolution of SystemC.
By using .Net as a basis for ESys.Net, we have inherited rnany powerful software
engineering constmcts. The experimental results that we have gathered demonstrate
that these constructs do flot ïncur a significant performance penalty.
Keywords: modelling, simulation. .Net, C#, description languages, system-on-chip,
SystemC(Z
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Preface
The need to bridge the gap between system level modeling and implementation
modeling is becoming pressing as embedded systems incorporate more software
components. Maybe a change of paradigm is needed for hardware and system
modeling?
Most cunent hardware description languages have two significant advantages over
generic programming language: syntactic brevity for hardware semantics and beffer
constmcts for model verification. However even these advantages are melting away
with the emergence of languages like Asmi. Even SystemC, a C++ based solution,
has been able to incorporate fairiy simple syntactic constructs -through the use of
macro- to provide hardware semantics. Assertion based venfication capabilities have
usually only been supported by hardware description languages and specialized
venfication languages but generic programming languages are beginning to
incorporate those capabilities such as Eiffei and Asmi.
The major limiting factor of using generic programming languages for hardware
modeling is that hardware semantics are flot directly present. But what if we could
add the missing metadata? What couÏd we do if we had the power of certain high
level programming languages: the reflective capabilities of Java, the polymorphism of
Ruby, the elegance of ML, or the simple power ofPerl? Would ail ofthis change the
way we think of system modeling and hardware modeling? The .Net framework
currently makes interoperability between languages almost seamiess. It a]so permits
the integration of custom metadata.
This thesis presents a new environment ca]ied Esys.Net that we have created for
system-ievel modeling and simulation. We deveioped this solution in response to our
txv
frustrations with SystemC, frustrations caused by (i) the complexities of SystemC’s
underlying implementation language (C++) (ii) its overly complex Iibraiy (iii) its
complex design that makes custom modifications venfy difficuit (iv) and especially
its lake of third-party tool integration capabilities. When we first started developing
E$ys.Net, our main objective was simply to port SystemC to the .Net Framework in
order to eliminate certaïn of SystemC’s downfalls. However, as the project advanced,
we rapïdly discovered the full potential of the .Net framework and the C#
programming and decided to re-engineer SystemC in order to take full advantage of
the underlying technologies. We added many new features to the overali design of the
new environment in order to create a solution meant to be an evolution of SystemC.
Introduction
for many years now, the ever growing gap between the available computing power
offered by hardware platforms and that used by the software applications running on
these platforms has been tolerated because of the need for platform independent
software, independence required because of the difference in life expectancy between
hardware and software products. Today, with the emergence of embedded systems, it
is imperative that these new systems take full advantage of the computing power
available on the underlying hardware platform and that a perfect balance may be
reached between software and hardware.
A major hurdie lirniting the production of better systems, especially ernbedded ones,
is the existence of an annual 30% gap between the growth of chip complexity and
human design productivity [27]
. b overcorne this design crisis, it is clear that
sophisticated CAD tools and new design methodologies are necessary to help
designers model, simulate, partition and verify complex hardware/software systems.
Over the past several years, many researchers have looked towards the creation of
better design environments integrating powerful tools for system modeling,
simulation, partitioning and verification [44J.
1.1 HDLs and SDLs
Before Moore’s law [481 pushed the elaboration of hardware systems by a single
individual out of the reaim of reality, systems were developed in an almost artistic
way by electronic engineers. When systems became overly complex, tools were
created to help teams communicate vanous aspects of a hardware design [47] . The
first tools available were caÏled Hardware Description Languages (HDLs) and were a
spin-offofprogramming languages. A good overview of an HDL is [67]:
2“In electronics, a hardware description language or HDL is
a standard text-based format for describing either the
behaviour or the structure, or both, of an electronic circuit.
Most HDLs are restricted to describing digital circuits, but
there are exceptions. HDLs have two purposes. first, they are
used to write a model for the expected behaviour of a circuit
before that circuit is designed and bwlt. The model is fed into
a computer program, calied a simulator, that ailows the
designer to verify that his solution behaves correctly. Second,
they are used to write a detailed description of a circuit that is
fed into another computer program called a logic compiler.
The output of the compiler is used to configure a
programmable logic device that bas the desired function.
Often, the HDL code that bas been simulated in the first step
is re-used and compiled in the second step.”
The basic difference between an NDL and a traditional imperative programming
language is the presence ofa certain number ofmodeiing semantics:
• Parallel processing elements (e.g. process)
• Timing constraint elements (e.g. dock, time)
• Structural decomposition elements (e.g. modules)
• Interconnection elements (e.g. signais)
• Ports
There exists no formai document that describes the modeling semantics of an HDL
but cunent examples support the above modeling elements even though there syntax
or name may differ. Figure I iliustrates some of the above concepts on a circuit
schematic.
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Because of the advances in electromc component intercoimections, the concept of
HDLs lias been extended in recent years with the sernantics of communication
channels that permit the modeling and abstraction of complex communication
mediums. These new tools are called System-Level Description Languages (SDLs)
[591.
The industry and academics have for several years tned to create beffer HDLs and
SDLs to aid with the neyer ending design crisis. One method that lias been expiored
for the creation of these tools (FDLs and SDLs) is a library-based approach which
consists of taking an existing programming language and adding to it the missing
constructs and semantics for hardware and system design [7] . A second approacli is a
standalone one consisting ofthe simple creation ofa new language.
Despite ail these efforts, system designers stiii need new modeiing and simulation
solutions. This is mainly due to a mandatory set of requirements for an efficient
modeling and simuiation framework whïch are stili flot provided by a single existing
environment:
Easier software components specification and their integration into an overalt
Hardware/software system specification [66];
Clean programming features to enable iess enor-prone modeis, easier
specïfication for complex systems and reuse of such specification for further
designs [62];
Port
Figure 1: Simple circuit
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• Introspection features for easier debugging and analysis of complex systems
[361 [221.
• Possibility of annotating models for different purposes, e.g. directing synthesis
or hooking to verification tools, creating user friendly HDL syntax [50]
• Translation to a standard intermediate format to enable the design of CAD
tools independently ofthe used description languages [401;
• Integration to distributed web-based design environment and easy system
documentation to facilitate cooperation between different design groups and
to allow remote processing [14];
• Multi-platform and multi-language features for describing and designing the
overail embedded systems composed ofheterogeneous components [34];
• Easier memory management to accelerate the specification process and to
eliminate an important source oferrors [54].
1.2 Specific Goals
The SystemC [65] modeling environment has been gaining momentum for the past
several years and has become a de facto standard for systems-level modeling.
However, because its underlying implementation is based on C++, ils evolution is
rapidiy slowing down. We believe that SystemC will have grave difficulties in
keeping tip with new environments, which wifl incorporate many advance system
level modeling features for operating system and hardware/sofiware system modeling
[44] [4] [3] . The existence of an environrnent such as SystemC is very important
because it is one ofthe few good modeling and simulation environments that is “free”
and “open source”. Most current environments are products developed and sold by
big corporation that are demanding high licensing fees.
The objective of this thesis is to propose an environment for system-level design that
(1) provides most of the concepts present in high-level modeling and simulation
solutions, (2) respects ail the requirements enumerated above and (3) preserves
comparative performances with existing environments, by using C# and the Net
Framework.
(5
The mission of our environment is to use the proven environment of SystemC as a
basis for a new solution that wiJl a]so be “free” and “open source”. Our enviromiient
brings to the hardware/software modeling community a new solution that has ail the
benefits of SystemC without having most of its drawbacks. We hope that our solution
will offer designers a good alternative to expensive proprietary solutions.
1.3 Outlïne ofthis Document
Chapter 2 gives an overview of the different environments available for the modeling
and simulation of hardware/software systems. It presents a brief introduction of the
new challenges facing system designers today and in the future. It also presents
current software ftameworks that might help in solving these new problems.
Chapter 3 presents the .Net Framework and the C# programming languages. It then
goes on to expiain the advanced programming features that these two technologies
support which have permitted us to create a new system-level design environment
called ESys.Net.
Chapter 4 highlights the various elements that make up the ESys.Net ftarnework.
They are presented individually, their semantics explained and their uses illustrated.
Many code examples are given to help the reader understand the subtieties of the
environment.
Chapter 5 is entirely dedicated to our simulation kemel, since the major design
differences between SystemC and ESys.Net are in the simulation kernel. This chapter
gives descriptions and compares the design ofboth environments.
Chapter 6 discusses the advantages and disadvantages of the ESys.Net environment;
some experimental resuits are presented also.
Finally, chapter 7 summarizes the project and suggests directions for further research.
Chapter 2 State of the Art
The complexity of reality surpasses greatly our capability of synthesis and analysis.
To cope with this inadequacy, we simplify things in order to create models that we
can mampulate and understand. Hardware system design and the new area of
hardware/software system codesign are domains that we definitely caimot cope with
without simplification and abstraction. These domains are plagued by an ever
growing complexity feU by technological advancements and new consumer needs.
To simplify and model these complex systems, hardware description languages have
been used for about 40 years now [12] [6] . They became widely used with the
adoption of VHDL as an IEEE standard in 1987. There are two classes of HDLs.
Standalone HDLs have their own syntax, compilers and analyzers, whereas HDLs
that are in fact libraries are based on existing programming languages such as C++, C
or Java. Each approach has pros and cons as we wiII illustrate in the following
sections. We wilI show how recent developments in the software domain, by the
introduction of new frameworks, can help in the domain of hardware/software co
design. These languages permit the description of systems in a clear and standard
way, permitting the easy exchange of information between people.
2.1 Standalone Languages
This first class of HDLs is composed of languages that were developed from scratch
for the sole purpose of hardware and hardware/software systems modeling. The vast
majority ofthese were developed by the industry for the industry.
72.1.1 VHDL[31]
The development of VHDL was initiated in 1981 by the United States Department of
Defence to address the hardware life cycle crïsis [1 6j VFJDL was meant (j) to
provide a unified notation for describing electronic systems at various levels of
abstraction, (ii) to be both machine and human readable, (iii) to support the
communication of design data, (iv) to aid the maintenance, modification and
procurement of hardware, and finally (y) to support the development, venfication,
synthesis and testing of hardware designs through a tool agnostic description. VHDL
was a purely hardware description language. Early on designers noticed the absence
of software and system primitives such as fIFOs, and system synchronization
mechamsms such as semaphores, locks and shared variables, as well as object
oriented paradigms which would help with design reuse. Also, VHDL was verbose
and flot well adapted to describe components whÏch are lower than the gate level.
Gate libranes were generally descnbed using in-house scripts. Test benches were also
generated using special scripts even though VHDL had many useful constmcts to
describe test benches. In fact, in some aspects, it is much richer than Verilog or more
recent languages such as SystemC in developing gate level and register transfer level
(RTL) test benches. Except for basic assertion based verification, VHDL did flot
provide any other venfication capabilities. Some features were very specific to
VHDL, sucli as the possibility of having metadata-like artributes. Metadata is very
useful for tools that interpret a mode! either for simulation, verification, test coverage,
test generation, or synthesis. It also bas the notion of the separation between the
interface of a component (described by an entity) and its functionality which is
described by one or more architectures. This separation is unique to VHDL; the
community had to wait for recent object-oriented hardware description languages to
find similar capabilities. This separation between the interface and the behaviour tvas
very useful in design space exploration and to some extent in design reuse. Another
unique feature of VHDL is the concept ofresolution functions which allow very weII
defined protocols to modify a signal by concurrent processes; this allowed the
description of very high level modeling of interaction between subsystems. In total,
8flfteen different 1EEE standards around VHDL have been adopted such as VHDL
AIvIS [30] for analog design.
2.1.2 Verilog
Verilog was the main competitor of VHDL until the announcement of SystemC in
1999. Even though it appeared in 1985 it became an IEEE standard oniy in 1995[32J.
It is a less verbose language than VHDL but cornes with sorne limitations such as a
narrow data type set, a resolution function restricted to “wired or” and “wired and”
and no separation between interfaces and behaviour. However, it has better
performances and a well defined foreign interface to hook to other languages.
Currently, VHDL and Verilog are converging more and more in capability [4].
2.1.3 SystemVerilog [54J
SystemVerilog, which was adopted as a standard by Accellera in June 2002, is an
extension of Verilog. It can be seen as a stack of components airned at venfication,
design and system modeling. for venfication, it provides facilities both for test bench
generation as well as assertions. For the design aspect, it provides many
enhancements to Verilog, such as provision for communication interfaces and an
enriched data type set similar to the C programming language. Since SystemVerilog
is a new product and very few case studies have been published, simulation
performance remains to be seen. Many companies donated different technologies to
this environment. The white paper by S. Bailey [3] provides an excellent comparison
between VHDL, Venlog and SysternVerilog. In that report we note that features
available in VHDL but not in Verilog or vice-versa have been added to
SystemVerilog, such as named events, partially strong typing, records and structures,
hierarchy, reactive processes, interface abstraction, assertions and foreïgn interfaces,
and system level primitives and mechanisms such as mailboxes, semaphores.
dynamic process creation, etc. Some capabilities of VHDL have been omitted or
only partially implemented such as operator overloading, general resolution
functions, full-fledged attributes, configurations and binding.
92.2 Programming Language-based HDLs
The second class of HDLs is based on an existïng language such as C++, C or Java.
Existing programming languages are usually missing basic hardware description
semantics such as concurrent behaviour, timing elements, communications elements
etc.; so this second class of BDLs is usually implemented by either providing a
framework which adds the necessary missing hardware semantïcs to the base
programmÏng languages or extends the languages with additional syntactic and
semantic constructs
— a superset approach. These are, with some exceptions, open
source environments and commercial tools that are either less evolved or targeted to a
specific niche; however, they are very useful in an academic environment. In the
following sections we will descnbe the characteristics of some illustrative examples.
2.2.1 Hand&-C and OCAPI [Z]
Some articles have illustrated the advantages of using HDLs based on existing
programming languages [$J. OCAPI is based on C++ and is very efficient at system
level exploration whule Handel-C is C-based and can generate efficient designs
transiating them to EDIF or VHDL for implementation on FPGAs. The strength of
both environments and their seamless integrations can provide a very strong design
flow ftom system level to fPGA implementation.
2.2.2 JHDL [5] [28]
JI-IUL is an object-onented environment; it uses exclusively object-oriented
constructs of Java for RTL hardware modeling, simulation and efficient
implementation on FPGAs. The environment permits the description of synchronous
digital logic circuit components and connections such as: static ce]ls, Boolean gates,
registers. “parameterizable” modules etc. JHDL was developed as an exploratory
attempt to identify the key features and functionalities that a good FPGA tool needs.
It has been also recently used for Intellectual Property blocks (IP) delivery through
the internet.
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22.3 SpecC [59]
SpecC was developed by the University of Califomia, Irvine (UCI), and first
appeared in 1997. In 1999, the SpecC Technology Open Consortium (STOC) was
founded. As a resuit, the SpecC language was refined and extended, leading to its
second generatÏon, SpecC 2.0 which was approved by the STOC in December 2002.
The SpecC language is a superset of the ANSI-C programming language. It is a
formai notation intended for the specification and design of digital embedded
systems. SpecC extends C with concepts essential for embedded systems design such
as: behavioural and structural hierarchy, concurrency, communication,
synchronization, state transitions, exception handiing and timing. SpecC is one of the
few existing environments that supporting explicit behavioural hierarchies. It focuses
on an W co-design methodology for modeling and design at the system Ievel.
SystemC channel and communication abstractions were inspired from the pioneer
work done in SpecC.
2.2.4 SystemC [65J
SystemC, announced in September 1999 by OSCI (The Open SystemC Initiative),
was met with much enthusiasm by both industry and academia. It was the first open
source library approach environment based on C++. It is currently very popular for
hardware-software system-level design. It provides ail the basic concepts used by
NDLs (e.g. modules, ports, signais, timing, etc.) and more abstract concepts
(interfaces, communication channels, events, etc.). However, most ofthe features for
software modeling are stili missing in SystemC: dynamic process creation, process
control (suspend, resume, kili, etc.), pre-emption, software specific communication
primitives (monitors, semaphore, etc.). Many companies used SystemC to model in a
very efficient way the system aspects of their design. As illustrated in a survey done
by Doulos [17] the use of SystemC is rnainly performance modeling, architecture
exploration, and transaction levei modeling and hardware-software co-simulation.
The survey also shows that (i) standard HDLs continue to be used for hardware
modeling and synthesis, (ii) a minonty of users use SystemC for RTL synthesis and
( (iii) many companies are interested in operating systems and software scheduling
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which are flot currently available in SystemC 2.0. Given that $ystemC 2.0 is in fact a
C++ Iibrary it Iends itself to the development of very sophisticated test benches and
as shown in [13], SystemC surpasses largely specialized languages such as the E
language or Vera which are meant for verification and test bench development.
SystemC was a good catalyst for new contributions, i.e. transaction level modeling to
deal with the increased complexity of models, software engineering methodologies
for interoperability design reuse [101 , simulation of network topologies [43] , and
functional verification [23] . f inally, it is the first open source HDL for which a
language reference manual has been completed in order to submit it for an IEEE
standard approval. In 2003 the OSCI announced the SystemC Verification Library
(SCV) which added some verification and introspection capabilities to the existing
environment [1$].
2.3 New Challenges in Modeling and Design
Needs have evolved from simply describing hardware at the RTL level to including
communicating subsystems, abstracting communication and buses, and dealing with
low power and interconnects.
Hardware/software systems are becoming a reality and complexitv is increasing at an
exponential rate. This rapid growth has pushed many to use third-party IP. Using high
quality third-party ÏPs permits the reduction of design time whule improving overali
quality and facilitating the design of heterogeneous systems. However, 1P reuse also
brings different challenges such as:
• finding effective ways ofdelivering IPs to customers
• Insuring a sufficient visibility of the W so that customers may validate custom
models and simulate the complete system contaimng in-bouse and W
components
• Providing the above features while protecting the intellectual property of the
vendor.
Another important revolution in the domain of integrated circuits is the integration of
non-microelectronic elernents on a chip such as micro-optical and micro-mechamcal
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components. These complex and heterogeneous systems also produce different
problems to solve at the modeling and simulation level. We should be able to model
and simulate systems expressed using different languages, paradigms, and concems
as well as components described at different levels of abstraction and protection. If
we examine the recent modeling and design environments illustrated by SystemC and
SystemVerilog, we notice that the concems are: performance of simulation, ease of
programming and debugging. There are also software issues such as operating
systems primitives, multithreading, provision for foreign interfaces and increased
levels of abstraction, as well as verification needs for the integration of components
and the interaction between them. Other concems which are increasing in importance
are power dissipation and the problems related to the shrinking technology going into
the nanoteclmology.
Through the long history of NDLs we notice the influence of parallel and simulation
languages developed in the software domain on the development of HDLs. Verilog
was a sirnile combination of an earlier HDL and Occam parallel-processing language.
VHDL was also largely influenced by ADA and Venlog by C syntax. We think we
should go a step further to where the hardware modeling will become only one aspect
within a general software ftamework enviromnent. The large success of existing
HDLs was the possibility to go ftom an RTL description to a gate level
implementation in a very efficient way. Up until now there have been no convincing
success stories accomplished at higher levels of abstraction. Behavioural synthesis is
stiil flot adopted by the industry, and commercial tools at that level of abstraction
have flot been very successful. One success story may be the current transaction level
modehng enabled by the introduction of SystemC. The focus seems to be on the
combination of modeling and verification on one hand, and development reuse,
delivery and integrations ofthird party fPs.
2.4 Recent Software Frameworks
Even the most recent modeling and design environments such as SystemC and
SystemVerilog have many shortcomings. These are monolingual environments with
limited capabilities of accessing mode]s written in other languages. The error prone
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programming and the Jack of type-safe features in C++ hamper the development of
SystemC. $ystemVerilog vi11 flot be an open source environment which will be a
hurdie to i.miversities in developing and experimenting with CADEDA frameworks.
The .NET framework was announced in 2000, one year afier the introduction of
SystemC. In our opinion, it contains features that would have greatly influenced the
language choice for implementing SystemC. Java was flot chosen due to its lack of
performance compared to C++, the absence of operator overloading and genenc
classes, etc. If we look at the C# programming language [19J introduced with .NET,
we note that ail these shortcomings have been removed. M excellent comparison of
C#, C++ and Java is given in [2J . It shows how C# takes advantage of the strengths
of Java and C++ and blends them in a very powerful and elegant language. The
performance of C# is aiso conflrmed by different publications [42J . Many features
planned for implementation in SystemC or SystemVerilog are already implemented in
an efficient way in C#, such as automatic garbage collection, safe pointers, software
multithreading, mailboxes, semaphores, monitors, etc.
In contrast to the JAVA environment and its virtual machine aimed only at JAVA,
.NET is a multilingual environment [39J [261 , a necessity in the domain of
hardware/software modeling and design. It could be very beneficial to explore the
capabilities of recent frameworks such as .NET ïn modeling, verifying and designing
hardware/software systems. These frameworks bring many features to be adapted for
hardware/software modeling and design such as: safe simulation of models, including
models created by an unknown or semi-trusted third party, a consistent object
onented programming envïronment whether the model is local or remote [391 [56]
increased reuse and multilingual support, and the existence of a published
intermediate format that renders lower level tools independent of higher level
modeling languages. As we can see, ail these features can be applied to development
and delivery of lPs, the modeiing and simulation of heterogeneous systems as well as
the development or ïntegration of modeling, synthesis and verification tools.
We should aiso benefit from the characteristics of recent software frameworks that
are nonexistent in SystemC or SystemVerilog, such as the abihty to document a
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model using metadata [501 , which can be accessed by reflection either to specify the
simulation verification or synthesis semantics, the use ofreflection to explore a model
for verification, test coverage or refinement, and self-contained documentation using
standards such as XML.
Chapter 3 Advanced Programming
Features wïth C# and the .Net Framework
With time HDLs are beginuing to integrate many features that we have corne to
expect of high level programming languages making them much more similar to
software programming languages than hardware modeling languages. By using new
software development tools and leveraging advanced programming features,
improved libraiy-approach FDLs and SDLs can be developed. This section presents
two new software development tools, the .Net Framework and the C# programming
language. The advanced programming features, supported by these two technologies,
which have had the greatest impact on the development of ESys.Net, are also
presented.
3.1 The .NET Framework
Virtual machines, intermediate languages and language independent execution
platforms are flot new. They were present with UNCOL in the 1950’s to the JVM in
the I 990’s. Researchers have been fascinated with these concepts because they permit
an alternative path to native cornpilers that have several benefits [45]
• Portability: To implement n languages on m pÏatforms, only n -I- m transiators
are needed instead of n * m transiators.
• Compactness: Source code is usually much more compact when translated to
an intermediate format.
• Efficiency: By delaying the commitment to a specific native platform as much
as possible, we can make optimal use of the knowledge of the underlying
machine, or even adapt to the dynamic behaviour ofthe program.
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• Security: High-level intermediate code is more amenabie to deployment and
runtime enforcement of security and typing constraints than low level binaries
• Interoperability By shanng a common type system and high-level execution
environment, interoperability between different languages becomes easier
than binary interoperability. Easy interoperability is a prerequisite for multi
language library design and software component reuse.
• Flexibility: Combining high-level ïntermediate code with metadata enables the
construction of (type safe) meta-programming concepts such as reflection,
dynamic code generation etc.
The .NET core represented by the CLI (Common Language Infrastructure) is a new
virtual machine execution platform which was standardized in December 2001 by
ECMA and in Apnl 2003 by ISO [201.
3.1.1 General Presentatïon of .NET Framework [49]
The .NET framework is a new platform that simplifies component-based application
development for the highly dïstributed Internet environment. What sets the .NET
framework apart from its rivais (such as the Java platform) is that its coTe, the CLI,
was designed ftom the ground up to be a multi-language environment [26J [45] . At
the center of the Common Language Infrastructure (CLI) is a unified type system, the
Common Type System (CTS), and a Common Intermediate Language (CiL), which
supports high-level notions (e.g. classes) and which is platform and prograrnming
language independent. The CTS establishes a framework enabling cross-Ianguage
integration, type safety, and high performance code execution.
The CLI bas four main components:
The Com mon Type System. The Common Type System (CTS) provides a rich type
system that supports the types and operations found in many programming language
farnilies. It is intended to support the complete implementation of a wide range of
programming languages
Metadata. The CLI uses metadata to describe and reference the types defined by the
Common Type System. Metadata is stored (“persisted”) in a way that is independent
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of any particular programming language. Thus, metadata provides a common
interchange mechanism for use between tools that manipulate programs (compilers,
debuggers, etc.). Metadata is also used to augment the CIL representation of a source
code.
The Common Language Specitïcation. The Common Language Specification
(CLS) is an agreement between language designers and framework (class libraiy)
designers. It specifies a subset of the CTS Type System and a set of usage
conventions. Languages provide their users the greatest ability to access ftameworks
by implementing at least those parts of the CTS that are part of the CLS. Similarly,
frameworks will be most widely used if their publicly exposed aspects (classes,
interfaces, methods, fields, etc.) use only types that are part ofthe CLS and adhere to
the CLS conventions.
The Virtua] ExecutioH System. The Virtual Execution System (VES) implements
and enforces the CTS model. The VES is responsible for loading and nmning
programs written in CIL. It provides the services needed to execute managed code
and data, i.e. automatic memory management (Garbage Collection), thread
management, metadata management etc. The VES also manages the connection at
runtime of separately generated code modules through the use of metadata (late
binding).
The CLI also gives the specification number of class libraries providing important
functionalities such as thread interaction and reflection. It also provides XML [21]
data manipulation, text management, collection functionality, web connectivity, etc.
Alongside the CLI core, .NET Framework presents a set of classes that add
supplementaiy features sucli as web services, native and web forms, transaction,
scalability and remote services, etc.
3.2 TheC#Language
The C# language is a simple, modem, general-purpose object-oriented programming
language that lias becorne an ECMÀ and ISO standard [19] . It was intended for
1$
developing software components suitable for deployment in distributed environments.
Although most C# implementation (Microsoft , Xixiam , DotGNU [46] [15J [551 )
used the CLI standard for its library and nmtime support, other implementations of
C# need not, provided they support an alternate way of geuing at the minimum CLI
features required by this C# standard.
In order to give the optimum blend of simplicity, expressiveness, and performance,
C# supports many software engineering principles such as strong type checking, array
bounds checking, detection of aftempts to use uninitialized variables, and automatic
garbage collection [2].
C# ïs intended for writing applications for both hosted and embedded systems ranging
from the very large that use sophisticated operating systems, down to the very small
having dedicated functions. Although C# applications are intended to be economical
with regards to memoiy and processing power requirements, the language vas flot
mtended to compete directly on performance and size with C or assembly language.
3.3 Advanced Programmïng Features
Since the C# language relies on a runtime with the CLI’s features; it inherits
interesting characteristics such as a unified type system, thread and synchronization
support, and automatic memory management just to name a few. It is sometimes hard
to separate the C# language and the CLI because they are quite symbiotic so .Net/C#
or CLI/C# will sometimes be used throughout this document.
There are three advanced programming features that .Net/C# support that have
considerable impact on software design: reflectivity, attribute programming and
events/delegates.
3.3.1 Introspection and Reflectivïty[22] [41]
A program that can explicitly see, understand and modify its own structure is said to
have introspective capabilities. Reflectivit is a property that a program may possess
that permits its structure to be accessible to itself The information that is accessible
through introspection is called meta-information or meta-data. Meta-data permits the
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creation of simple but powerful tools that help the design and development of
software such as debuggers, class browsers, object inspectors and interpreters. There
exist many languages such as Java and C# that are said to be reflective because they
provide meta-information to programs written with them. Most reflective languages
implement the reflection property by the means of a supporting run-time like the Java
JVM or the .Net CLR, in this way separating the meta-information from the base
program.
These concepts are illustrated in the reflection capabilities of the C# programming
Janguage where it is possible to query the CLI to know the structure of an object. To
such a queiy, the CLI retums an object that is an instance of a metaclass named Type
that fully describes the type. Table I gives a list of the basic classes that make
metadata accessible to a program.
Table I: Metadata Classes
Ctass Description
Type Represents type declarations: class types, interface types, array
types, value types, and enumeration types.
Assembly Defines an Assembly, which is a reusable, versionable, and self
describing building block ofa CLR application.
Methodlnfo Discovers the attnbutes of a rnethod and provides access to
method metadata.
Parameterinfo Discovers the attributes of a parameter and provides access to
parameter metadata.
fieldinfo Discovers the attributes of a field and provides access to field
metadata.
Propertylnfo Discovers the attributes of a property and provides access to
property metadata.
Eventlnfo Discovers the attnbutes of an event and provides access to event
metadata.
Constructorinfo Discovers the attributes of a ciass constructor and provides
access_to_constructor_metadata.
Memberlnfo Discovers the attnbutes ofa member and provides access to
member metadata.
Code example I exemplifies the use of some basic introspection classes to query a
class about its members (fields, properties, constructors, methods, etc.)
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1. public class Typelntrospection{
2. public static void Maint)
3. Type theType = Type.GetType(”Assembly”);
4. Memberlnfo[1 mbrlnfoArray = theType.GetMernbers();
5. foreacli tMernberlnfo member in mbrlnfoArry)
6. Console.WriteLinef”{O} is a {1}”, member,
7. brlnfo.MemberType) ; )
Code example 1: Type Introspection
Excerpt ofthe ouput:
SysiemString s localFitePrefix is a fieÏd
BooÏean IsDefined(Systern. Type) is a Method
Void .ctorO 15 a Constructor
System.String CodeBase is a Property
In une 3 we get a reference to the “Assembly” type. Line 4 retrieves ail the members
that are declared in the type. The rest of the code iterates through the members and
prints them to the standard output.
Here is a code example that shows the true power of introspection and reflectivity.
first, we dynamically discover and change the value of a private field, and then we
dynamically discover and invoke an object’s method.
1. public class MyClass{
2. private string myString=”Old value”;
3. public int MyStringLength (String inputString)
4. return inputString.Length ;}}
5.
6. public class FieldlnfoSetValue{
7. public static void Maint)
8. MyClass myObject new MyClassU;
9. Type myType = Type.GetType(”MyClass”);
10. fieldlnfo myfieldlnfo = myType.Getfield(”myString”,
11. Bindingflaqs.NonPublic I Bindingflags.Instance);
12. Console.WriteLine(”\nfield value of ‘myString’: {O)”,
13. myFieldlnfo.GetValue( myObject H;
14. myfieldlnfo.SetValue( myObject, “New value”,
15. Bindingflags.Default, nuli , null );
16. Console.WriteLine( “field value cf ‘inystring’ : {O}”,
17. myfieldlnfo.GetValue( myûhject ) );
18. Object theObj = Activator.Createlnstance(myType);
19. Type[] paramTypes = new Type[i];
20. paramTypes[O1 = Type.GetTypef”System.String”);
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21. Methodlnfo myMethod = myType.GetNethod
22. (“MyStringLength”,paramTypes);
23. Parameterlnfo[] pi = myMethod.GetParametersO;
24. Type returnType = myMethod.ReturnType;
25. Console.WriteLinef”The parameter type: {O}”,
26. pi[OJ .ParameterType)
27. Object[j parameters = new Object[l];
28. parameters[OJ = “Hello”;
29. Object returnVal = myMethod.Invoke(theObj,parameters);
30. int val = (int)returnVal;
31. Console.WriteLine(val);}}
Code example 2: Value Modification with reflection
Excerpt ofthe ouput:
The pararneter type: System.Sliing
The return type: System.1nt32
Fietd value of ‘rny$tring’: Old value
field value of ‘myString t New value
Lines 10-11 show how to get a reference to the declaration ofa private field by using
the field’s name. At une 13, we retrieve the value ofthe field for a particular object.
Lines 14-15 demonstrate how to modify the value ofthe field for a particular object.
Line 1$ uses a static method of the Acth.’ator class to create an instance of a type.
Lines 23-25 demonstrate how to discover the various aspects of a dynamically
discovered class method. Lines 27-28 prepare the necessary parameters to make the
dynamic cail to the method and une 29 makes the cali. This code fragment
demonstrates the raw reflective powers that are missing in C++.
3.3.2 Aftribute Programming[50J [41]
Both the C# and the CLI standards defined a method for adding declarative
information (metadata) to runtime entities. Since the .Net framework bas at its core
the CLI, it also bas metadata support. The mechamsm through which metadata may
be added to a program is called attribute programming. Attnbutes can be added to ail
the elernents of a program except the body of properties and methods. It is even
possible to add declarative information to the assembly, which is a unit of deployment
that is similar to an .exe or .dll file on the Windows platform.
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As mentioned before, attributes in .Net may be used to add extra information about
elements in a program but they also provide an elegant, consistent approach to adding
declarative information to runtime entities that permit a new way of designing
software. The mechanism to retrieve these attributes (metadata) at runtime has also
been standardized, pennïtting software components developed by different teams or
even companies to interact and discover each other through metadata. Metadata may
even be used to control how the program interacts with different runtime entities. It is
this capability that we exploit later in this thesis.
The following is an example of a possible aftnbute that could be used to tag a ciass
with hardware type infonnation. We give an example of a class tagged with some
metadata and we recover the metadata using introspection.
1. [HardwareType(”CPU”) I
2. public class MyProcessor{
3. public string technology= “FPGA”;}
4.
5. public class Metadatalnspecter{
6. public static void Maint)
7. MyProcessor obj = new MyProcessor ;
8. Type hardwaretype = typeof(HardwareTypeAttribute)
9. Type type = obj.GetType;
10. Object[J attributes =
11. type.GetCustomAttributes (hardwaretype, false)
12. foreachfObject attribute in attributes){
13. HardwareTypeAttribute ht = attribute
14. as HardwareTypeAttribute;
15. Console.WriteLine(”Hardware Type:{O}”, lit.type);}})
Code exampIe 3: Attribute programming exam pie
Excerpt ofthe ouput:
Hardware Type: C’PU
The important unes are 10 and Il which show how to retrieve custom metadata from
a type object.
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3.3.3 Delegates
Cailbacks are an important concept in the impiementation of event handiing. Here is a
good informai defïnition for the concept of a callback:
A scheme used in event-driven programs where the program
registers a subroutine (a “callback handier”) to handie a
certain event. The program does flot cali the handier directly
but when the event occurs, the run-time system calis the
handier, usualiy passing it arguments to describe the event.
[29]
Most modem programming languages have constructs that permit the implementation
of callbacks such as function pointers in C++ and interfaces in Java [2] . The .Net
framework and C# use delegates to address event handiing. The concept of delegates
improves upon function pointers by being object-oriented and type-safe and improves
upon interfaces by allowing the invocation of a method without the need for inner
class adapters. Also, delegates are inherently multicasting
— a delegate contains a list
of bounded methods that are invoked in sequence when the delegate is invoked.
Ariother interesting difference between a delegate and a function pointer is that the
delegate may contain an instance method in its invocation list, not only a static
method as with function pointers, because the delegate keeps the information of the
object that the method should be cailed on.
There are three steps in defining and using delegates: declaration, instantiation, and
invocation.
Deiegates are deciared using deiegate deciaration syntax.
1. delegate void MyDelegatef);
The example declares a delegate named MyDel egate that takes no arguments and
returns no resuit.
Deiegates are instantiated like ail other object-oriented constructs.
1. class Test{
2. static void f()
3. System.Console.WriteLine(”Test.F”);)
4.
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5. static void Maint)
6. MyDelegate d = new MyDelegatefF);
7. dO;]] 1/ delegate invocation
Code example 4: Simple delegate example
The example declares a variable of type MyDelegate and then instantiates it. The
delegate is then invoked.
1. class Test{
2. static void F()
3. System.Console.WriteLinefl’Test.F”);}
4.
5. static void Go
6. System.Console.WriteLine f”Test.G”);
7.
8. static void Main()
9. MyDelegate d = new MyDelegate(F); //static binding of F
10. U += New MyDelegate(G) //dynamic binding of G
11. df);}}// delegate invocation
Code example 5: Delegate examp]e
In the above example, when the delegate is invoked, both the f and G methods are
called in the sequence in which they were bound to the delegate.
C# has added a key to add event handiing semantics to a class field that is a delegate
type: event. A delegate qualified with the event keyword bas no effect on the field
from inside the class or class instance’s scope. from outside the scope, however, the
field may flot be invoked, the field can only be used on the lefi-hand side of the +=
and
—= operators. The += operator adds a handier for the event, and the
-= operator
rernoves a handier for the event.
1. public delegate void DataNotifyHandler(object sender,
2. System.EventArgs e);
3.
4. public class DataProducer{
5. public event DataNotifyHandier notify;}
6.
7. public class DataConsumert
8.
9. void DataReady(object sender, EventArgs e)
10. Console.WriteLine(”Data is ready!”);}]
11.
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12. public class App{
13.
14. static public void Main()
15. DataProducer prod = new DataProducerU;
16. DataConsumer com = new DataComsumerU;
17. prod.notify+= new DataNofityHandler(com.DataReady);
18.
Code example 6: Event keyword exampte
The above example shows a DataConsumet class that adds DataReady as an event
handler for the notify event of a DataProducer class which is declared with the
event keyword. This example shows how a simple and naive way of synchronizing a
producer and consumer.
3.3.4 Delegates and Reflectivity
A powerfuli combination is the use of reflection in collaboration with delegates.
Compared to most language .NetJC# permits methods to be bound to a delegate at
runtime. For example, in C++, the name of the method that is bound to a function
pointer must be known at compile time, but in .Net/C# it is possible to create a
delegate type object with a static method of the Delegate class. The method takes as
parameters an object and the name of the method which should be bound to the
created delegate.
With reflectivity, it is possible at runtime to discover the names of the various
methods that an object supports, so it is possible to dynamically discover an object’s
method and bind it to a delegate.
The example below illustrates this flexibilïty:
1. public delegate void myMethodDelegateO;
2. public class MyCiass{
3. static public void Hello{
4. Console.WriteLine(”Hello”) ;}
5. public void GoodNorningf)
6. Console.WriteLine f”Good Morning”);
7. public void ByeC){
8. Console.WriteLine (“Bye”);))
iO.public class Maipp{
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11. static event myMethodDelegate myDelegate;
12. static public void Maint)
13. MyClass obj = new MyClass();
14. Type obj Type = obj . GetType O;
15. Type myMethodDelegateType = typeof(myMethodDelegate);
16. foreaclifMetliodlnfo method in
17. objType.GetMethods (Bindingflags.DeclaredOnly
18. BindingFlags.Static
19. BindingFlags.Instance I
20. BindingFlags.Public))
21. if(metliod.GetParameters() .Length == O &
22. method.ReturnType == typeoffvoid))
23. if(method.Isstatic)
24. myDelegate+= (myMethodDelegate) Delegate.CreateDelegate
25. (myMethodDelegateType,method);
26. else
27. myDelegate+= (myMethodDelegate) Delegate.CreateDelegate
28. (myMethodDelegateType,obj,method.Name);
29.
30. if (myDelegate f null)
31. myDelegateO;}}
Code example 7: Delegates and rellection
Ibis example iterates through ail the static and instance methods that are declared
public of an object (obj) of type MyCtass. Each method is verified for two conditions:
no formai arguments and a void retum type. If the method fulfits the two conditions it
is then bound to a delegate object (myDelegate). Static and instance methods of an
object are bound dynamically to a delegate in different ways. Line 23-25 show how to
bind a static metliod. Lines 26-28 show how to bïnd an instance method. Line 30-31
test the delegates in order to discover if it has been initialized. If it bas a value other
than nuiT it is invoked.
The core of our environment makes use of an algorithm similar to code example 7,
however, we incorporate the use of attributes to selectively filter the methods.
Dynamic method discovery ami delegate creation are useful because they enable a
simp]e and elegant solution for implementing entry points in a simulation kemel for
third-party tools. We also use them to dynamically create the processes of our
simulation model (see Chap 5).
Chapter4 ESys.Net
After struggiing with the downfalls of SystemC, we looked for another alternative
that would enable us to model systems in a simple effective manner ami that would
allow us to explore different types of CAD and EDA tools for partition, venfication
and synthesis. Afier looking at many environments and languages we stumbled cross
the C# language and the .Net Framework. We immediately noticed that C# and .Net
brought together several important features from vanous existing solutions i.e. Java,
C++, ML, etc. and brought several new features that would probably enable the
developrnent of a new environment for system-level design based on the previous
work of SystemC.
This section describes the fruit of our labor: Embedded Systems with .NET, a new
system-level design environment based on SystemC. E$ys.Net is meant to be an
evolution of SystemC by offering the same modeling capabilities but in a more
elegant package. ESys.Net also imiovates on SystemC by using a better underlying
programming language which permits it to inherit operating system primitives, a rich
sofiware component libraiy for rapid tool development and powerful runtirne.
The next section wiIl present briefly with the aid of an example the core elernents of
E$ys.Net. These elements will then be explained in depth in subsequent sections.
4.1 A Simple Example
The best way to present a new tool is with an example, here is a simple example
called “MyFirstSystem” that we will use to present our environment.
Here is a pictorial representation of MyfirstSystem.
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Figure 2: My First System
“MyfirstSystem” is a model for a simple synchronous hardware component that is
being tested with a testbench. The hardware component, named “generator”,
generates an integer on its output port on each positive edge ofthe main system dock.
When a new value is generated by the hardware component, the testbench is notified
of the new value by the “generator”. The testbench then reads the new value from its
input port and then prints it out.
Like most real hardware components, the “generator” is composed of sub
components. These sub-components are responsible for generating an integer value
on each positive edge of the main system dock which is then added together by a
computation process in the encapsulating component.
The following code represents the bluepnnt for the two sub-components (geni and
gen2):
1. public class ModuleA BaseModule{
2. public dock clk;
3. public outlnt porta;
4.
5. public ModuleAO: baseO{}
6.
7. [Process]
8. [EventList (“posedge”, “clk”) I
9. public void Gen()
10. while(true)
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11. for(int i=O;O<100;i++) {
12. porta.Value=i;
13. Waitf);}}}}
Code example 8: ModuleA blueprint
Code example 8 declares the specification for a component that has one input port,
cik and one output port, porta. The input is used to drive the component with a dock
signal. The output is used to transmit an integer value that is generated by the Gen
method. Hardware elements are concurrent by nature, they ail compute in parallel. To
indicate that the Gen method represents a computation that is concurrent, which we
cali a process, we tagged the method with a Process aftribute. Ail methods tagged
with the Process aftnbute execute concurrently. The EventList attribute indicates that
the Gen method is sensitive to the positive edge (posedge) ofthe clk input
The role of the EventList tag is to indicate an association between a process and a
triggering object which is implemented with the Event class that is defined in our
environment. As its name implies, the Event class represents an event that may occur
during the simulation ofthe model. When an event is triggered, the processes that are
associated to an event are executed. In the above example, the clk field owns an event
called posedge
— that represents the event of a positive edge-, when the dock
represented by clk field generates a positive edge, it triggers it posedge event.
The Wait method eau in the Geit method indicates that the execution should stop at
that point and then resume when an event on its triggers list occurs.
1. public class NoduleB BaseModule
2.
3. public inlnt porta;
4. public Event synevent;
5.
6. public MoUulBC) basef) {}
7.
8. [Process]
9. public void Runf)
10. while(true){
11. Wait (syn event)
12. Console.WriteLine (porta.Value); ] I
Code example 9: ModuleR blueprint
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This code fragment represents the bluepnnt of the testbench module. It only has an
input port porta. its Run method lias been tagged with a Process attribute so it will
run concurrently with the Gen methods of tlie geni and gen2 sub-components. What
is distinct about this module is that the method indicated to become a process does
flot have an EventList attribute. This is not a problem, before the simulation starts, ail
methods that are processes that do flot have an event list are executed once. The Wait
method cail with an event as an argument within the Run method indicates that the
method wili stop at this point and wait until the event is triggered.
1. public class MyModule BaseNodule
2. public outlnt porta;
3. public dock clk;
4. public Event syn event = new EventO;
5.
6. ModuleA genl = new ModuleAO;
7. ModuleA gen2 = new ModuleAU;
8. IntSignal sigl = new IntSignalf);
9. IntSignal sig2 = new IntSignalO;
10.
11. public MyModule() baseO{}
12.
13. [PMethod]
14. [EventList(”sensitive”,’sigl”,”sig2”)J
15. public void Addf)
16. porta.Value = sigl.Value + sig2.Value;
17. syn event.Notify(O);}
18.
19. public override void BindingPhaseO{
20. genl.clk = clk;
21. gen2.clk = clk;}}
22.
Code example 10: MyModule b]ueprint
This code fragment is the bluepnnt for the main module called “generator”. It lias an
input for a dock signal and an output for an integer value. It atso contains two sub
components of type ModuleA
— the blueprint presented ear]ier-, two signais used to
connect tlie sub-components together and an event instance that will be used to notify
the testbench when the “generator” generates a new value. The component lias a
method that is tagged with the Pliethod attribute. This indicates that the method
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should be considered as a concurrent process like a method that is tagged with
Process. The difference between a method tagged with PMethod and Process is in
their simulation implementation. A method tagged with a Process attribute keeps its
state between Wait method cails. A method tagged with a PMetltod tagged cannot
eau the Wait method, it is executed like a normal method cali so the state of variables
declared in the body ofthe method are flot kept between execution.
The EventList of the Add method indicates that the method is sensitive to the two
internai signais (sigi and sig2) that are used to communicate with the sub
components. Each signai owns an event cailed sensitive. A signal triggers its
sensitive event when a new value that is different from its former value is written to
the signai. The Notify method cal! in the Add method on the syn_event event causes
the event to be triggered which causes the testbench module’s Run method to be
awaken and executed.
The last method in the “generator” component is called BindingPhase. It is invoked
before the simulation starts and is used to propagate signais throughout a module
hierarchy for binding purposes. Binding is necessary to connect a signal to a port such
as the clk signal being bound to the cik ports ofthe two sub-components.
1. public sealed class MyFirstSystem:Systeinl’4odel{
2.
3. TopModule top new TopModuleO;
4. Modulefi testbench = new ModuleBf);
5. Clock clk new Clockf”clockl”,4);
6. IntSignal sig3 = new IntSignalU;
7.
8. public Myfirstsystem tlsysteiïïManager manager) base(manager) t
9. top.clk = clk;
10. top.porta = sig3;
11. testbencli.porta = sig3;
12. testbencli.synevent = top.synevent;}}
Code example 11: MyFirstSystem
The overali “MyFirstSystem” system is defined by creating a ciass that inherits from
8yternModet. This class is used to encapsulate a system and is the entry point for the
simulator to extract the model to be simulated. In this ciass we instantiate the main
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module, the system dock, a signal and the testbench. The elements are then
connected together, sig3 is conriected to the main module and the testbench, and the
main module’s syn_event event is connected to the testbench.
To execute the simulation, we need to create an instance of our model and an instance
of a simulator; then we must bind the two together and start the simulator. Here is the
code:
1. public class MyApp{
2.
3. public static void Maint)
4. Simulator sim = new Simulator;
5. MyfirstSystem sysModel = new MyFirstSystem (sim);
6. sim.sysm = sysModel;
7. sim.Run(50);
8.
9.
Code example 12: MyApp
Like Java, the execution entry point for a C# application is a public static method
called Main. The 50 passed in the Run method of the sim instance is the number of
time units that must be simulated before stopping. The other sections of this chapter
will explain in more details each of the modeling concepts that were briefly presented
in this exampie.
4.2 Modules and Module Hierarchïes
As time passes, design problems are flot becorning simplet, they are becoming larger
and ever more complex. Luckily, one of the oldest approaches to complex probiem
soiving is still alive and weil: divide and conquer. The basic concept of subdivision in
ESys.Net is a user defined module. Modules are like black boxes, we use them by
connecting them together without knowing how they work. So a simple and informai
definition of a module could be: an entity that encapsulates a service or a
functionality that an end user may access through its user interface. The word
interface, as used here, simply means the outer wrapper of the module that is
available to the end user, for example the touch pad of a microwave is part of a user
interface. By breaking down a complex problem into simplet ones, implementing
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those simpler problems into modules and them encapsulating connected modules into
higher level modules, we can create a hierarchy of modules that is simple to manage,
to understand and more importantly solves a complex problem.
The power of abstraction that modules permit is very important. Since an end-user
only relies on the interface of a module and not the internai workings of it, a systems
designer may interchange, in a plug-and-play fashion, modules with the same
interface to quickly modify his design. from the perspective of a module designer,
the abstraction of implementation permits the designer to constantly upgrade the
internal workings of his design without affecting the rest of the system that his
module may be part of
Complex systems are veiy difficult to model directly, so we usually partition them
into simpler sub-systems that we can easily model and then recombine to form
complete system. ESys.Net, like most existing HDLs, proposes the partitioning of
complex systems into logical blocks possessing inputs, outputs and processing
capacities.
There are two parts involved in the use of a user defined module:
1. The declaration ofthe module;
2. The instantiation ofthe module in the context ofa system.
4.2.1 Module Declaration
Declaring a module is like creating a blueprint of a chip. A module declaration
contains the bluepnnt of its interface (e.g. ports) and its muer workings (sub
components and processes).
1. public class MyModule: BaseModule{
2. \\ Declared interface and inner components shouldd go here
3. \\ but this is a simple portess ? component
4.
5. \\ A simple constructor for anonymous components
6. public MyNoduleU{}
7. \\ Another simple construtor
8. public MyI’4oduletstring name): base(name){}
9. \\ Declared inter workings should comme here
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10. \\ but this component does not do anything.}
Code example 13: General module declaration
Since ESys.Net relies on an object-onented ftamework, ah user defined modules
must inherit from the Baseliodule class and implement the necessary constructors. If
the constructor on une 3 is used when instantiating the user defined module, a default
identification name will be generated for the module instance. If the constructor on
une 4 is used, the programmer must supply the module identification name when
instantiating the module. All module instance identification names in the context of a
module hierarchy level must be unique, meaning that modules that are siblings of the
same parent in the module hierarchy tree must have unique identification names.
4.2.2 Module Instancing
As a chip blueprint is only a design on paper, a user module declaration, which is a
user defined class declaration, is the same. As with ail statically type object-oriented
programming languages, we must declare a variable of the same type as the need
user-defined module and initialize the declared variable by calling a constructor.
1. MyModule module a = new MyModule(”modulea”);
2. MyModule module b = new MyModulet);
Code example 14: Module instantiation
The code on line 1 initializes a reference variable called module_a by instantiating an
object of type Myliodule and assigns the instance identification name “modulea” to
modulea. The code on une 2 initializes a reference variable called module_b by
instantiating an object of type MyModule and assigns a generated instance
identification name to module b.
4.2.3 Module Hierarchïes
As an IC may itself contain other sub-IC components, modules may themselves
contain instances of other modules. Also, as a sub-IC component is not visible from
outside of its containing IC inner modules are usually flot accessible from outside
their container module either. We can see that by recursively creating modules by
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composition, we obtain a hierarchy or tree of modules. Module hierarchies are
obtained by instancing modules within module declarations.
1. public class ModuleA: BaseModule{
2. \\ Declared interface and inner components shouldd go here
3. \\ but this is simple portess component
4.
5. \\ A simple construtor for anonymous components
6. public MyModulef){}
7. \\ Another simple constructor
8. public MyModule(string name): base(name){}
9. \\ Declared inter workings should comme here
10. \\ but this component does flot do anything.)
11.
12.public class I4odule3: BaseModule{
13. \\ These are sub—components instantiation
14. ModuleA modi = new ModuleAf”modl”)
15. ModuleA mod2 = new ModuleAf”mod2”)
16. \\ A simple constructor for anonymous components
17. public ModuleB() : base f) f}
18. \\ Another simple constructor
19. public Module3(string name) : base{}
20. \\ declared inter workings should comme here
21. \\But this component does not do anything.}
Code example 15: Module hierarchy
Sub-modules should be declared pnvate because they should be semantically hidden
within the scope oftheir parent module — not accessible from outside their contaimng
module. The keyword private was omitted in the above code because by default, C#’s
variables are pnvate and flot public like Java.
4.2.4 Module Interfaces
A module’s interface is the only thing exposed to the outside world; the basic element
used to make a module’s interface is a port. A port represents an entry or exit point
for data moving in or out ofthe module.
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A
Sum
B
Full Adder
Carry outCarry in
Figure 3: Full Adder Module Interface Example
figure 3 shows a fullAdder module with a number of ports. The ports on the left are
input ports or in/out ports while the ports on the nght are output ports. Each port bas
an identification name.
The above module and its interface could be deciared as follows:
1. public class Fifo: BaseModule{
2. public inBool A;
3. public in3ool B;
4. public inBool Carryln;
5.
6. public outBool Sum;
7. public outBool CarryOut;
8.
9. public FullAdUer t): base t) t)
10. public FullAdder (string name) : basefname) {}
11. }
Code example 16: FIfO declaration
4.2.5 Modules lnner-Workings
The semantics of modules and interfaces as mentioned above permits the partitioning
of a system into logicai biocks but what is important above ail is the processing
capabilities ofthe block.
The logical unit of processing in ESys.Net is a process. Since hardware by nature is
inherently very parallel and that one of our main objectives is to sirnulate hardware
components, a process is simulated in parailel with ail the other processes that
makeup the simulated model. A basic process is simply declared by creating a
standard private class rnethod that takes no parameters, retums nothing and is tagged
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with a Process and EventList attnbute. Since a process is basically a class method, it
bas access to class variables, instance variables and other class methods. Also, since
the ports of a module are instance variables, processes have access to them and it is
by this mechamsm that a module can read from the input ports of a module and write
on the output ofthe module.
Here is an example of a simple one bit adder:
figure 4: One Bit Adder Example
1. public
2. public
3. public
4. public
5. public
6. public
7. public
8. public
9.
10.
11.
12.
13.
14.
15.
16.
17.
18.
class FuilAdder: BaseModule{
inBool a;
in3ool b;
inBool carryln;
outBool sum;
outBool carryOut;
FuilAdder t): baseU{}
FullAdder (string naine): base{}
A
B
Carry in
Full Adder
Sum
Carry out
[Processj
[EventList(”sensitive”, “s”, “b”, “carryln”)]
private void AUd()
bool tmp = (a.value ‘ b.value);
sum = tmp carryln.value;
carryout = (a.value & b.value) I (tmp & carryln.value);
Code example 17: Adder implementation
Lines 2 to 6 declare the Adder’s interfaces. Line 12 to 16 declares the Adder’s add
process. The tag on une 10 is associated with the method that follows and indicates
that it is a process of type process method (Section 4.2). The tag on une Il indicates
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the process is sensitive to ports a, b, and carryln — meaning that the process should
be calied when there is a value wriffen on ports a, b, c. Since ESys.Net is based on an
event-driven simulation, it is necessary to indicate when a process should be called; if
the inputs of a process don’t change, the outputs should flot change either so there is
no use in executing the process for nothing.
4.3 Processes
Systems are ail about processing data. Even with elegant solutions for system
decomposition or abstracting, system modeling solutions are useless without solid
data processing constructs. The logical unit of data processing in ESys.Net is a
process. From a semantics point of view, processes are non hierarchical entities that
transform data in parallel. Since a system in ESys.Net is partitioned into black box
components that take data as inputs and produce data as outputs, a process is aiways
contained within a module.
A process is created by tagging a module’s private method with a custom attribute
predefined in our environment. When a model is discovered and analyzed before
simulation, the ESys.Net kemel detects via reflexivity ail pnvate methods that are
tagged with the necessary attnbutes and registers those methods to be managed by the
kernel.
As previously explained, since ESys.Net is based on an event-driven simulation
kemel, ail the actions to be performed are linked to an event. When the event is
triggered the associated actions are pertbrmed in paraliel. Since processes represent
the actions in our environment, they are ail associated to events in a one-to-many
fashion. We wili see that there are two kinds of process-event associations: static and
dynamic.
4.3.1 Process Declaration and Registration
In order to be eligible to become a process, a class method must have a pnvate scope,
have no formai arguments and retum nothing. There are two kinds of processes in
ESys.Net, which will be explained later, process methods and parallel methods
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(
—
(Parallel Method) (Process Method)
figure 5: Process Sub-Types
In order to indicate that a declared method should be considered by the kemel to be a
process method or parallel method, the method is tagged with the Process or the
Pliethod affribute respectively.
1. public class ModuleA BaseModule
2.
3. public ModuleAO: baset){}
4. public ModuleA($tring name): base(name){}
5.
6. [Process]
7. private void aFrocessMethod() {]
8.
9. [PMetliod]
10. private void aParallelMethod() {}
11.
Code example 1$: Process method and Parallel method declaration
4.3.2 Static and Dynamîc Process-Event Association
A process can be bound to an event in one of two ways: statically and dynamically.
Semantically, a static link between a process and an event means that the process
event association holds globally for the entire simulation; whereas a dynamic
association holds only for a certain penod of time. Also, a process’ static association
list is declared with the process’ declaration, whereas a process’ dynamic association
list changes throughout the execution of the simulation. In ESys.Net a process’
dynamic association list has precedence over its static association list
- if a process
has at a certain point in time a non empty dynamic association list, the process will
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flot be triggered by events in its static association list until the process’ dynamic list ïs
empty.
43.3 Process Static Sensitivity
A process’ static event association Iist is created using the EventList tag on a method
already tagged with a Process or PMetltod tag. The EventList tag takes as its first
argument the name of an event that we want to associate with the process, and bas as
remaimng arguments an unlimïted number of entities (signais, chaimels, etc...) which
are owners of an event that lias the specified name in the first argument.
1. public class ModuleA : BaseModule
2. public IntSignal sigl = new IntSignalU;
3. public IntSignal sig2 = new IntSignal;
4.
5. public ModuleAf): baset){}
6. public ModuleAfString name): basefname){]
7.
8.
9. [Process]
10. [EventList(”sensitive”,”sigl”,”sig2”)J
11. private void aProcessf)
12.
13.
Code example 19: Static Sensitiviiy
The above example states that the module bas a process method that must be
statically associated with two events which have the name “sensitive”, one owned by
sigi and the other owned by sig2.
1f the process method must be associated with events of different names, multiple
EventList tags must be used for each event name.
1. public class ModuleA : BaseModule
2. public Intsignal sigl = new IntSignal(”sigl”)
3. private Event myEvent = new EventO;
4. public ModuleA() : base t) {}
5. public ModuleA(String name): base(nameN}
6.
7. [Process]
8. [EventList(”sensitive”,”sigl”)]
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9. [EventListf”myEvent”,”this”)]
10. private void aProcessf)
11.
12.
Code examp]e 20: Static Sensitivity witb multiple events names
The above example states that the module lias a process method that must be
statically associated with two events, one owned by sigi with the name “sensitive”
and the other named “myEvent” owned by the current module (the owner name this is
a keyword meaning the current module).
4.3.4 ParaIlel Method Process
A parallel method (pmethod) process is executed by the ESys.Net kemel as a
synchronous method invocation, so upon completion it reftrns control to the
ESys.Net kemel. Because of its implementation, a pmethod does flot maintain the
state of its local variables and it is impossible to explicitly suspend the pmethod’ s
execution — it may flot have calis to the Wait method or have an infinite loop. 1f the
state of the local variables must be kept between pmethod invocations, the user must
explicitly manage them using class variables.
A pmethod’s dynamic sensitivity list is created using the NextTrigger method with
one or more event objects as arguments. The NextTrigger method may be called in
the body of the pmethod process code, or it may be called in a rnethod called by the
pmethod that is either owned by the current module or communication channel.
Parallel Metbod Dynamic Sensitivity
When triggered, the entire body of the pmethod is executed. Execution of a
NextTrigger statement sets the sensitivity for the next tnggering event of pmethod.
The execution of NextTrigger does nos’ cause the pmethod to end prematurely. The
NexiTrigger method specifies the event, event list or time delay that is ihe next
triggering condition for the pmethod. 1f multiple NextTrigger statements are executed,
the last one executed before the pmethod completes determines the nexi tngger
condition (i.e. last one wins).
42
1. public class ModuleA BaseModule
2. public IntSignal sigi = new IntSignalf”sigl”)
3. private Event myEvent = new Eventf);
4.
5. public ModuleAU: baset){}
6. public ModuleAfString name): base(name){}
7.
8.
9. [PMethod]
10. [EventListt”sensitive”,”sigl”)]
11. private void aProcessf)
12. NextTriggerfmyEvent);
13.
Code example 21: PMethod Dynamic Sensitivity
4.3.5 Process Method
A process method is implemented with a .Net Framework thread. The process method
nms until a Wait method eau is executed whereupon the process ïs suspended. Upon
suspension the state ofthe process is implicitly saved. The process method is resumed
based upon its sensitivity list. Its state is then restored and execution of the process
method resumes from the point of suspension (statement following Wait).
1f the body or parts of the body of the process method are required to be executed
more than once then it must be implemented with a loop, typically an infinite loop.
Ibis ensures that the process can be repeatedly reactivated.
If a process method does not have an infinite loop and does not cali Wait in any way
then the process will execute entirely and exit within the sarne delta-cycle. The Wait
method can be called in the body of the process method code, or can be called in a
method called by the process method that is either of a member function of the
module or a method ofa channel.
If a process method does have an infinite ioop but does not cali Wait in any way then
the process will continuously execute during the same delta-cycle. No other process
will execute (ESys.Net currently executes one process at a time to mimic SystemC;
the next version tvill execute multiple processes).
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Process Method Dynamic Sensitivity
Execution of the Wait method with arguments specifies the condition or conditions
for resuming the process method. This list of arguments is considered the process
method’s dynamic sensitivity list.
1. public class ModuleA : BaseModule
2. public IntSignal sigi new IntSignalf’sigl”)
3. private Event myEvent = new Eventf);
4.
5. public ModuleAO: basef){}
6. public ModuleAfString naine): base(name){}
7.
8.
9. [ProcessJ
10. [EventList(”sensitive”,”sigl”) I
11. private void aProcessf)
12. whuleftrue){
13. Wait (myEvent);
14.
15.
Code example 22: Process Method dynamic sensitivity
Empty Static Sensitivity List
If a pmethod or process method has no static sensitivity list specifled then it wiIl be
automatically executed once before the simulation starts.
Triggering on a single event
1f the NexiTrigger or Waii method is called with a single event argument then the
pmethod tvill be tnggered when that event is triggered. Syntax for triggering on a
single event:
1. private Event myEvent new Eventf);
2.
3. NextTrigger (myEvent);
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4. WaittmyEvent);
Code exampie 23: Triggering on a single event
Triggering after a specific amount oftime
If the NextTrigger or Wait method is called witli a time value argument then the
process will be triggered afier a delay ofthe specified time. Syntax for mggenng afler
a specific amount oftime:
1. NextTrigger(200);
2. Waitf200);
Code example 24: Triggenng after a specific amount of time
If the lime value argument is zero then the process will be triggered after one delta
cycle. Syntax for triggering afier one delta-cycle delay:
1. NextTrigger(O);
2. Wait(O);
Code example 25: Triggering with zero time
Triggenng on mie event in a hst of events
1f the NextTrigger or 117a1t method is called with an OR-list of events then the process
wilI be trïggered when one event in the Iist of events lias been triggered. Syntax for
triggering on one event in a Iist ofevents:
1. NextTrigger(el e2 I e3);
2. Wait(el I e2 I e3);
Code example 26: Triggering on one event in a ]ist ofevents
Triggering on ail events in a Jist of events
If the NextTrigger or Wait method is called with an AND-list of events, then the
process wilI be triggered when ail events in the iist of events have been triggered. The
events do not have to be triggered in the same delta-cycle or at the sanie time. Syntax
for triggering on ail events in a Iist ofevents:
1. NextTrigger(el & e2 & e3);
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2. Waitfel & e2 & e3);
Code examp]e 27: Triggering on ai] events in a iist ofevents
Triggering on an event in a Jist of events with timeout
If the NextTrÉgger or Wait method is called with a combination of a specific amount
oftime and an OR-list ofevents, then the process wilI be triggered when one event in
the hst of events has been triggered or aller the specifled amount of time whichever
occurs first. Syntax for triggering on one event in a list of events with timeout:
1. NextTrigger(200, el & e2 & e3);
2. Waitf200, el & e2 & e3);
Code example 28: Triggering on an event in a Iist of events with timeout
Triggering on ail Events in a Iist of events with timeout
If the NextTrigger or Wait method is cailed with a combination of a specific amount
of time and an AND-list of events then the process will be triggered either when ail
events in the iist of events have been triggered or aller the specified amount of time
which ever occurs first. Syntax for triggering on ail events in a list of events with
timeout:
1. NextTrigger(200, el e2 e3);
2. Waitf200, el e2 I e3);
Code exampie 29: Triggering on ail Events in a Iist of events with timeout
4.4 SignaIs
With the concepts of modules and processes, it is possible to break up a complex
problem into iogical sub-tmits of functionality and describe the parallel processing
entities that they contain. We are, however, flot able to descnbe the interconnections
that must exist to assemble the numerous modules together. Signais are the basic
entities that permit intercoimections between modules. They play the same role as
wires and PCB traces, but they also play a more complex and deeper role in our
simulation.
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4.4.1 Signais and Simulation
In order to create a usable simulation model of a system, there are two missing
concepts required to glue everything together. Firstly, we need a way to transport
information between modules and secondly, ail data moving from one module to
another must happen or seem to happen in parallel. To fulfihi the first requirement, we
need a container that stores information moving to and from module ports. The
second requirement is a liftle more complex to satisfy because the amount of
parallelism available on a typical computer is much lower than needed to simulate
hundreds of data items moving in parallel. As a resuit, we must use a software
management system to simulate the parallel movement of data. In order to achieve
our second requirement, we use a concept called the delta cycle. Ah information
moving out ofa module at a current delta cycle will only be available at the next delta
cycle.
Signais fuifihi our two missing requirements. They are containers for information
travelling between modules and they are the buffers that help implement the delta
cycle concept. When a module writes a value to a signal, the signal stores the value
but does not make it accessible until the next delta cycle. This implies that even if a
module writes to a signal before another module can read the current value - this
situation occurs because we cannot effectively execute the read and write in parailel
so they are seria]ized in a delta cycle-, the value read by the module is the one that
was current at the begiiming of the cunent delta cycle.
4.4.2 Instancing
In ESys.Net, there is a class that represents a signal for every basic type supported by
the CTS. To transport other types of data, there is a signal that manipulates objects
and since the CTS is based on a unified type system, we can use it to transport any
data of a user defined type (when reading the value, however, we must cast). Like ail
the elements in ESys.Net. signais have two constructors: one that lets the user specify
the instances identification name and another that generates the names automatically.
1. IntSignal sigi = new Intsignal(”sigl”);
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2. IntSignal sig2 = new IntSignalf);
Code example 30: Signal Instancing
The code on une 1 declares and initializes a reference variable called sigi by
instantiating an object of type Int8ignat -which is a signal that transports an Integer
datum- and assigns the instance identification name “sigi” to sigi. The code on une 2
declares and initializes a reference variable called sig2 by instantiating an object of
type JntSignat and then assigns a generated instance identification name to sig2.
4.4.3 Inner and Outer Signais
A signal can either be visible on both sides ofa module’s boimdary -the signal is used
from within the module and is used by the module’s outer environment- or it may
only be visible from within the boundanes of its owning module. It is important to
note that a signal may be an “inner” signal in one reference but an “outer” signal in a
lower hierarchal reference (e.g. a signal that is only used from within a module is
considered as “iimer” for the reference of that module but if it is used by one of the
module’s sub-modules then in the reference of a sub-module the same signal is
considered to be “outer”) and also that a signal will only be considered “inner” in one
reference. In Figure 6 we can see that the InnerA signai is considered inner in the
presented reference of the ModuleA but would be considered “outer” if we took the
reference of the SMI sub-modu1e.
We can further illustrate the concept of an outer and imier signal with the example of
an IC. A wire that is visible only from within an IC is considered “inner” but if a
signal is also connected to the outer pin ofthe IC, it is visible from the outside also so
it is considered “outer”.
4.4.4 A Sïgnal’s Logical Scope
Like a variable, a signal bas a Jogical scope. The scope detennines how it is declared
and instantiated. However, unlike a variable, a signal has many scopes because it has
a scope for every module that uses it. Using the concepts of “innerlouter” signais as
references, we can altematively say that a signal bas a scope for every reference in
which it exists and that scope can be ccinner or “outer”. The concept of scope is very
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important because we must determine in which modules a signal is used, for a
variable that represents the signal must be deciared in ail modules that use it. What is
truly important is that we can only instantiate one signal that we assigned to the
declared variables representing it.
In order to iliustrate the concept ofa signai’s scope we shah use an example. figure 6
illustrates a simple module — ModuleA- composed of 2 sub-modules — SM1 and
SM2 - and a process — Pi. The top module has 3 input signais — mA, mB and InC —
3 outputs signais — OutA, OutB and OutC- and 3 inner sïgnals — muerA, InnerB
and InnerC. The mA signal feeds the SM1 sub-module to produce the InnerA signal
which feeds the SM2 sub-module to produces the OutA signal. The $M2 sub-module
is also fed by the lnnerB signal produced by the Pi process with the mB signal. The
Pi process also produces the OutA signal. The InC signal also feeds the InnerC that
then feeds the OutC. If we take signal muerA for our study of scope, we can see that
it is used by modules ModuleA (which encapsulates it), SM1 (which uses it) and
SM2 (which uses it). muerA has a scope in ail three modules, so each module has a
local variable deciared as the same type as muerA
Module
Process
Innet signal
Outer signal
With the concepts of a signal’s scope and “inner/outer” signais, we can state that a
signal must be declared private and instantiated in its scope where it is considered
“inner”. It must be deciared public in ail scopes where it is considered coutef and
Figure 6: Inner/Outer Signais
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initialized (bound) with the instance created in the “inner” scope. Another reason an
“outer” signal must be declared public (besides the fact that we must have access to it
to initialize it) is that the signal is a gateway between a module’s “inner” and its
“outer” world, thus it must be visible on both sides to fulfiul this role.
Here is one possible code for the illustrated example.
1. public class ModuleA : BaseModule
2.
3. SM1 sml = new SM1f);
4. SM2 sm2 = new SM2 ;
5. IntSignal InnerA = new InnerAf);
6.
7. sml.InnerA = InnerA; //binding
8. sm2.InnerA = InnerA; //binding
9.
10.
11.
12. public class SM1 BaseModule
13.
14. public lntSignal InnerA;
15.
16.
17. public class 5M2 BaseModule
18.
19. public IntSignal InnerA;
20.
21.
Code examp]e 31: lnner/Outer signais
4.4.5 Specïal Bindîng Cases
There exist two special binding cases which need particular attention: binding an
“outer” signal to an “inner” signal and binding an “outer” signal to a sub-module’s
“outer” signal.
The first case presents the foilowing problem: when we bind an “inner” signal to an
“outer” we are basicaily extending the “inner” signai with the “outer” signal (or vice
versa). W we follow the mies mentioned above we shouid deciare a variable for the
“outer” signal, then we should declare and instantiate a variable for the “inner” signal.
The problem is that we cannot glue the two signais together in order to propagate the
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value from one to the other. Also, when the constructor of the module containing the
“outer” signal and the “inner” sigial is called, the “outer” signal is flot initialized at
that moment (it is only bound later); hence we don’t even have two signais to glue
together and we cannot bind the “inner” signal to the “outer” because an “outer”
signal should aiways receive its value from the “outer” environment.
The second case is almost the same as the first; it occurs when we want to bind an
“outer” signal to the “outer” signal of a sub-module. The problem is that when the
constructor of the parent is called the sub-module is created but the parent’s “outer”
signal does flot have a value at that current moment, so it can not be propagated to the
sub-module.
In order to solve the two state problems, there is a virtual method that ail user
modules inhent which is cailed afier ail the module hierarchy is created, the
Binding?hase method. If a user module does not have any of these special cases,
overriding the method is flot necessary and ail the instancing of the signais (and sub
modules) and binding to the sub-modules may be done in the module’s constructor. 1f
the special cases are present, the user must override the method and put the signal
binding code there. for the first case, no signal is instantiated for the “inner” signal
and it receives its value from the “outer’ signal. It is, however, impossible to glue the
“outer” signal belonging to the same module with an “inner” signai; as a resuit, in
figure 6, the route from InC to InnerC to OutC is impossible to create without a
process separating the inner signal from one ofthe outer signais.
In the second case, the sub-module’s “outer” signal is bound with the value of the
module’s “outer” signal. This solution is possible because at the top most level, there
should only be “inner” signais and they shouid have been bound to the modules at
that level; so if we cail the binding method afier the creation of the module hierarchy
it is possible to propagate the signal from the top to boffom.
Here is an example ofthe mA signal and the InnerC (with the prernise of an added
process between the InnerC signal and the OntC signal) signais from figure 6.
1. public class ModuleA : BaseModule
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2. public IntSignal mA;
3. public IntSignal mB;
4. public IntSignal mc;
5. public Intsignal OutA;
6. public IntSignal OutB;
7. public Intsignal OutC;
8. Intsignal InnerA;
9. Intsignal Inner3;
10. IntSignal InnerC;
11. SM1 sml;
12. SM2 sm2;
13.
14. public ModuleA(): baset){}
15. public ModuleA(string name) : base{
16. sml = new SMl;
17. sm2 = new 5M2();
18. InnerA = new IntSignal();
19. InnerB = new IntSignalf);
20. sml.aoutouter signal = InnerA;
21. sm2.ainouter signal = InnerA;
22.
23.
24. //tlie binding method
25. public overrides void bindingPhasef){
26. sml.ainouter signal = mA;
27. sm2.aoutouter signal = OutA;
28. InnerC = InC;
29.
30.
Code example 32: Special signal binding cases
We must point out that it is impossible to connect two outer signais belonging to the
same module without using at least an intermediate process to copy the value of one
signal to the other.
4.5 Ports and Interfaces
In most NDLs, ports are entities that makeup the interface ofa module. Ports are like
the pins of an IC, permitting the flow of”information” in and out ofthe module. It is
through the concept of ports that modules can interact with their environment. In
ESys.Net, the concept of ports does not explicitly exist. Ports are replaced by another
concept of higher abstraction, a software interface. In this context, the word interface
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has the same meaning as the concept of interfaces in object-oriented programming
languages such as Java and C#. A software interface is composed of a set of method
declarations but provides no implementation for those methods. Unhke Java, C#
permits the declaration of properties (fields) to be part of an interface [2] Software
interfaces are then implemented by user deflned types (classes), forcing the user
defined type to implement a body for each method declaration in each software
interface it uses [21.
Software interfaces permit contractual programming and information hiding. In this
way, a consumer of a reference variable declared as being of a certain interface type
is guaranteed that the reference legally supports the set of methods dectared in the
interface definition and that no other methods are available.
4.5.1 The Elîmînation of Ports
We have eliminated the expiicit concept of ports because in most HDLs a port is just
an entity that adds an abstraction layer to a communication entity (like a signal), and
offers a simple “read/write” API to access it. The proofofthis is that in most HDLs,
it is necessaiy to bind a signal to a port and a “readlwrite” to the port causes the
“readlwrite” from the signal. The port is just delegating the work to the signai. Note
that the funcbonality provided by a port is the same as a software interface it is for
this reason that we have eliminated ports.
In ESys.Net ports are used to control the way we access “outer” signais. Retuming to
the concepts of “inner/outer signais” we can say that a signal which is “inner” in a
certain scope can be logically accessed for reading und for tvriting. However a signal
which is “outer” in a certain scope does flot have both ofits ends in the same scope so
it can logically only be accessed for reading or for writing. The problem here is that
signais implement both reading and writing functionalities, so it is very difficuit to
enforce which can be done and when. Since software interfaces permit contractual
programming and information hiding, we can bide an “outer” signai declaration
behind an interface that only supports the communication direction which is logicai
for that signal’s current declaration scope. In addition, like the signai that the
53
software interface is hiding, it must be declared visible (public in C#) to the exterior
world because it becomes the gateway to the outside world.
4.5.2 Predefined Interfaces
The ESys.Net ftamework provides a collection of predefined software interfaces. For
each primitive value type supported by the CTS, there is an in, out and mont
interface. The replication of the basic directional interfaces for every type is
necessary because Net and C# do not support templates or generics in their present
state. The next version of .Net should have generics [37] so the interface libraiy will
be reduced to a collection of three generic interfaces: in, ont and mont. Here is the
model for the three basic directional interfaces but typed for a Boolean value.
1. public interface inBool
2. bool Value{get;}bool IsChanged{get;}}
3. public interface outBool{
4. bool Value{set;}bool NextValue{get;}1
5. public interface inoutBool inBool, outBooll}
Code example 33: Boolean software interfaces
Line 1 declares an interface called inBoot that has two properties that are Booleans:
one called “Value” that is read-only and one called “IsChanged” that is also read
only. Line 2 declares an interface called outBool that has two properties that are
Booleans: one called “Value” that is set-only and one called “NextValue” that is read
only. Line 3 declares an interface called inoutBoo/ that is the union of the inBool and
out3ooÏ interfaces.
Ail the predefined software interfaces for ports in E$ys.Net are based of the presented
three interfaces. We have added the “IsChanged” and “NextValue” properties for
verification and transactional support reasons. The “isChanged” property permits
querying a signal hiding behind an interface in order to discover if it was modified
during the preceding delta cycle, the “NextValue” property enables accessing the
value that will be available on the signal during the next delta cycle.
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albi anbn
Figure 7: A N bit Adder
Table II below shows two partial implementations of the n bit adder presented in the
Figure 7 above. One implementation uses public signais for its interface; the other
uses software interfaces to hide the signais in order to control how they are accessed.
Table II: Interfaces
Carry mi Carry outn
sumi sumn
With the use of interfaces
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
13.
14.
15.
16.
17.
18.
19.
20.
21.
22.
23.
24.
25.
26.
27.
28.
29.
30.
Without the use of interfaces
public class NBitAdder: BaseModule(
//interface declaration
public BoolSignai)] a;
public BoolSignal[] b;
public BoolSignal[] sum;
public BoolSignal carryln;
public BoolSignal carryOut;
//sub-modules deci. and int.
FullAdder [1 adder;
//inner signais decl.and int.
BoolSignal [J innerCarry;
int sise;
public NBitAdder tint size) : base))
a = new BoolSignal[size];
b new BoolSignal[size];
suai = new BoolSignal[size];
innerCarry = new BoolSignal[size-l];
adder = new Fuli.Adder[sizeJ;
for(int j = Oi<size;i++)
adder[i] new FullAdder();
thïs.size = size;)
public NBitAdder(int size, string na):
base)name)tthis(size);]
public override void BindingPhase()
for ti=O;i<size—l;i++)
adder[i].a = a]iJ;
1. public class NBitAdder: BaseModule{
2. //interface declaration
3. public inBool[] a;
4. public inBool[] b;
5. public outBool[] suai;
6. public inBool carryln;
7. public outBool carryOut;
8.
9. //sub-modules decl. and int.
10. FullAdder[] adder;
11.
12. //inner signais decl.and int.
13. BoolSignal[] innerCarry;
14. int size;
15.
16. public NBitAdder tint sise): base O)
17. s = new BoolSignal[size];
18. b = new BoolSignal[size];
19. sum new BoolSignal[sizeJ;
20. innerCarry = new BoolSignal[size-l];
21. adder new FullAdder[size);
22. for(int j = O;i<size;i++)
23. adder[i] new FullPdderO;
24. this.size = size;)
25. public NBitAdder)int size, string na):
26. base)name)tthistsize);t
27.
28. public override void BindingPhaset) t
29. for)i=O;i<size—1;i++)
30. adder[i].a = a[i];
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Without the use of interfaces With the use of interfaces
31. adder[i].b = b[iJ; 31. adder[ij.b =
32. adder[jJ.surn = sulu[i]; 32. adder[i].suni = sum[iJ;
33. adder[iJ.carryln = innerCarry[il; 33. adder[iJ.carryln = innerCarrytij;
34. adder[i+1] .carryout= innerCarry[i]; 34. adder(i+1J .crryOut= innerCarry[i];
35. ) 35. 1
36. adder{il.carryln = carryln; 36. adder[i].carryln carryln;
37. adder[size—1].carryout = carryOut;)) 37. adder[size—1).carryOut carryOut;J}
4.6 Events
Events play a crucial role in the ESys.Net enviromnent because it is based, like
SystemC, on an event-driven simulator. Events encapsulate the concept of an instance
of time, the instance dwelling ïn the fimeline of a simulation, and a group of actions
(processes) to be performed at that time instance. Events also have a triggering cause
that associates them to a specific instance of time. The tnggering causes can be just
about anything: the occurrence of a specific time in the simulation, the changing of a
signal’s value, the occurrence of another event etc.
A more practical view of an event in E$ys.Net would be: events detennine when a
process execution should be triggered or resumed. An event is an object used to
represent a condition that may occur during the course of simulation and to control
the triggering of processes. When an event is notified (triggered), it causes the
simulation kemel to execute the processes that are bound to the triggered event.
AIl events are instances ofthe Event class which is part ofthe ESys.Net framework.
1. Event myEvent new EventU; /7 event declaration and
2. instantiation
Code example 34: Event instantiation
4.6.1 Event Occurrence
It is important to distinguish an event from the actual occurrence of that event. An
event may have multiple occurrences, each occurrence being unique though reported
through the same event. We can say that an event is like a conceptual relation
between a point in time and a group of actions, and that an instance (or occurrence) of
that relation Iinks a specit5c moment oftime to a specific group of actions.
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An event is aiways owned. It may be owned by a module, channel or signal; it can
also be global to a model, maldng it owned by ail modules and channeis in the model.
The owner of an event is responsible for creating an occurrence of the event (by
notification) when the triggering cause of the event occurs (change of state of a
chaimel, occurrence of a specific time in the simulation etc.). The event object, in
tum, is responsible for keeping a list of processes that are linked to it. Thus, when
notified, the event object will inform the simulation kemel of which processes to
trigger.
(ventowner_
Notification
Event Triggering
7\ ,.,- /( Process I ) ( Proœss 2 ) ( Proœss3)
Figure 8: Event Occurrence
4.6.2 Event Notification C63]
Events can be notified in three ways using its Notify method— immediate, delta-cycle
delayed and timed:
• Immediate notification means that the event is triggered in the current
evaluation phase of the current delta-cycle. The notify method with no
arguments (NotifyQ) indicates immediate notification.
• Delta-cycle delayed notification means that the event wiIl be triggered during
the evaluatïon phase of the next delta-cycle. The notify method with an
argument of zero indicates a delta-cycle delayed notification - the event is
scheduled for the next delta-cycle.
• Timed notification means that the event will be tnggered at the specified time
in the future. The notify method with a non-zero argument (Notif’(x))
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indicates a timed notification of x simulation time units. The time of
notification is relative to the execution time of the notify rnethod as opposed
to an absolute time.
1. 1. Event myEvent = new Event(); 1/ event declaration and
2. instantiation
3. 2. myEvent.NotifyO; /1 immediate notification
4. 3. myEvent.Notify(0); II delta—delay notification
5. 4. myEvent.Notify(10); 1/ declaration of a 10 time unit
6. notification
Code example 35: Event notifications
Lines 2 to 4 are occurrences or instances ofthe myEvent event.
4.6.3 Multiple Simultaneous Event Notifications [63] [24]
Events can have only one pending notification, and retain no “rnemory” of past
notifications. Multiple notifications to the same event, without an intermediate trigger
are resolved according to the following mie:
• An earlier notification will always override one scheduled to occur later
• An immediate notification is always earlier than any delta-cycle delayed or
tirned notification.
Note that according to these rules, a potential non-determinism exists. Assume that
processes A and B are ready to run in the same delta-cycle. Process A issues an
immediate notification on an event, and process B issues a delta-cycle delayed
notification on the sarne event. Process C is also sensitive to the event. According to
the scheduler sernantics, processes A and B execute in an unspecified order.
Table fil: Event non-determinism
Process A { Process B { Process C {
myevent.NotifyQ; myevent.Notify(O); Wait(myevent)
}
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1f process A executes first then the event is triggered immediately, causing process C
to be executed in the same delta-cycle. Then process B is executed and since the
event was triggered immediately, there is no conflict and the second notification is
accepted causing process C to be executed again in the next delta-cycle.
If, however, process B executes first, then the delta-cycle delayed notification is
scheduled first. Then, process A executes and the immediate notification overrides
the delta-cycle delayed notification, causing process C to be executed only once, in
the current delta-cycle.
4.6.4 CancelIing Event Notifications
A pending delayed event notification may be cancelled using the Cancel method
Immediate event notifications cannot be cancelled since their effect occurs
immediately.
4.6.5 Events, Signais and Ciocks
In E$ys.Net, ail predefined signais are owners of two events: sensitive and
transaction.
The sensitive event is tnggered when the value of the signal changes from it
precedent value and transaction is triggered when a value is written to the signal.
CÏock objects are owners of three events: posedge, negedge and sensitive. (Note
docks are channels even if they appear to be signais)
The posedge event is triggered on the positive edge transition of the dock, negedge
is triggered on the negative edge transition of the dock and sensitive is triggered on
both of the fomiers.
4.7 Channels
With the model elements that we have seen so far - modules, signais, events... etc- it
is possible to create fairly complex systems. However, ]ike most modem system
description languages, we have added the semantics of channe]s to the environment
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[59] . Channels are the basic modeling elements for complex inter-module
communication. Through interfaces that channels implernent, modules may
communicate with each other. A channel may abstract a simple point-to-point
communication but can also model very complex Network On Chip (NOC).
Channels may be seen as modeling elements that are a cross between modules and
signais.
Channels differ from signais in that they may contain structure such as sub-modules,
sub-channels, and processes. They differ ftom modules because they implement, like
signais, the IDettaUpdatabte interface (this concept will be explained later) that
permits them to be synchronized with the simulation delta cycles. In this way, we
have simplified SystemC’s channel semantics by unifying the concept of primitive
channels and hierarchical channels [631.
Another important aspect of channels is that, since they abstract communication
between modules, they permit the refinement of a model’s communication elements
without the modification ofthe communicating elements.
4.7.1 Channel Declaratïon and Instancîng
There are two parts involved in the usage ofa user deflned channei:
1. The declaration ofthe channel
2. The instantiation ofthe chaimel in the context ofa system.
Like user defined modules, ail user defined channels inherit from an abstract based
class called BaseChannel Since the BaseChanneÏ class inherits from the BaseModule
class, channels may be constructed in the same way as modules by using sub
components, processes and interfaces.
1.. public class MyChannel: BaseChannel, Mylnterface{
2. \\ declared interface and inner components
3. public MyChannelt){}
4. public MyChannel(string naine): basefname){}
5. \\ declared inter workings}
Code example 36: Channel declaration
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If the constructor on une 3 is used when instantiating the user defined module, a
default identification name will be generated for the module instance. 1f the
constructor on une 4 is used, the programmer must supply the channel identification
name when instantiating the channel. Ail channel instances identification names in
the context of a module hierarchy level must be unique with ail other modules and
channels names.
On une 1 we have declared that the channel implements a user defined interface
called Mylnterface.
Channels are instantiated in the same way as modules.
1. MyChannel cliannel a = new MyChannelt”cliannela”);
2. MyChannel channelb = new MyChannelO;
Code example 37: Channel instantiation
The code on une I initializes a reference variable called channel_a by instantiating
an object of type MyChannet and assigns the instance identification name “channela”
to chnneI_a. The code on une 2 initializes a reference variable called channel_b by
instantiating an object of type MyChannet and assigns a generated instance
identification name to channe]b.
43.2 Channels and Software Interfaces
Since channels are specialized forms of user defined modules, they also have an
interface that is constituted of ports. However, channels usually implement software
interfaces, enabling modules to commumcate with the channels through well defined
method cails that are declared in the implemented interfaces. Modules are also able to
declare ports with theses software interfaces.
The abstraction brought by interfaces is not really necessary, but it permits a clean
separation between the communication elernents of a model and the processing
elements, because the implementing element hiding behind an interface may be
triviaUy changed without changing the elements using the interfaces. Also, since we
use the predefined concept of software interface’s in .Net/C#, channels may
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implement multiple interfaces and an interface may be implemented in different ways
by different channels.
4.7.3 Sensitivity
Channeis like modules may contain events, but these events may be declared with a
public accessibility and used in the EventList of a process. This enabies channels to
be regarded as signais but with much more compiicated inner-workings.
4.7.4 Channel hierarchïes and inner-workïngs
As with module hierarchies, channels hierarchies are ofien useful to manage the
complexity of modem communication channel modeling, since the concept of a
chaimel is a sub-concept of a module. The inner structure and workings of a channel
are designed in the same way as a module. Therefore a channel may contain sub
channels, sub-modules, event, signaIs, ports, processes etc.
4.7.5 The IDeftaUpdatable Interface
The IDetraUpdatabte interface is a custom interface that is defined in the ESys.Net
framework. It is through this interface that elements such as signais are synchronized
with the delta cycles of a simulation. The interface definition is as fol]ows:
1. public interface IDeltaUpdatable
2. void UpdateU;
3. void RequestUpdateO{}}
Code example 38: IDeltaUpdatable interface
The RequestUpdate method must implement the request of a delta-cycle
synchronization for the element that is making the cail. The BaseChannel ciass has a
default implementation for this rnethod that cails the simulation kemel and puts the
requesting element in the simulation kemel’s list ofelements to be updated before the
next delta-cycle. The Updaie method is the rnethod that is cailed to perfonn the delta-
cycle synchronisation. It is with this method that the signais of the environrnent
change their current value with lhe value that bas been written 10 the signal during the
previous delta-cycle. The BaseChannel class implements this method with an ernpty
virtual rnethod which can be overridden by subclasses.
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In order to use a channel in a simple way, one can put aside the delta-cycle
synchronization elements of a channel. If the delta-cycle behaviour is important,
however, one must oniy redefine the Update method to implement the correct
synchronization behaviour and eau the predefined RequestUpdate method
appropriately.
We should point out at this point that any user defined model element may implement
this interface and use the simulation kernel’s delta element handiing method to
synchronize with delta-cycles:
1. public void RequestUpdateflDeltaUpdatable up
Code example 39: RequestUpdate method
4.7.6 Unification of the Channel Concept [63] [24]
$ystemC lias two kinds of channels: primitive channels and hierarchical channels.
Primitive channels are flat elements; they do flot have any hierarchical structure and
do flot contain processes. They support, however, the synchronization of their state
with the simulation kemel’s delta-cycle. Hierarchical chamiels are modules hiding
behind a “typedef’, so they can have structure and processes but they are flot
inherently capable of being synchronized with the delta-cycles like primitive
channels.
ESys.Net lias unified these two entities within the concept of the BaseChannel. A
primitive channel is just a specific case of a user defined channel that is flot
hierarchal, does flot contain any processes and which bas a custom defined UpdateØ
method. Also, our BaseChannel is truly a specialization of a module and flot just a
hiding alias which permits a better analysis of a model because the concepts are well
defined.
4.7.7 Example [65] [24]
In Annex A we present an example that illustrates a communication channel that is
designed like a SystemC primitive channel; the channel is a FIFO. This FIFO channel
cornes with a number ofmethods. Basically, we find both blocking and non-blocking
110 as welI as some functions to query the state of the FIFO. In its implementation,
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we use the “Request/Update” scheme. We also find a good example of dynamic
sensitivity in order to implement the blocking I/O. The fIfO’s read and write
interfaces are given first, then the FIFO ,and then a simple example with a producer
and consumer using the channel. This example is an ESys.Net partial implementation
of an example in the SystemC 2.0 functional specification that is explained in depth.
(Chapter 5 Simulatïon Kernel
The ESys.Net modeling constructs that we have seen so far are almost identical to the
ones found in SystemC. This is no coincidence because, as mentioned earlier,
ESys.Net is meant to be an evolution of $ystemC. The true difference between the
two environments lies within the implementation of their respective simulation
kemels. ESys.Net innovates on SystemC by leveraging the advance software
capabilities of the .Net framework, through the use of C#, in order to create a simpler
and more flexible simulation kemel. The programmÏng features that are the
foundation ofthe kemel are:
• attribute programming
reflectivity
• native Net threads
• native .Net synclironization primitives
• delegates and events
The simulation kemel is a very important aspect of our environment because it is at
its heart. The kemel bas rnany important functions such as:
• Simulation model elaboration
• Process scheduling
• Delta-cycle synchronisation
• Model conectness venfication
• Mediator for third-party tools
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5J Modeling Directives
One of the important charactenstics of ESys.Net is that it offers the system designer
the possibility to easily specify execution directives by tagging the different concepts
in the specification. These directives concem (i) the association of a process or
parallel method semantic to a class method, (ii) the addition of a sensitivity list, (iii)
the calling of methods before or after the execution of a certain process and (iv) the
execution of a class method at a specific moment during the execution. This was
implemented by exploiting the attribute programming paradigm provided by .NET
and the C# language. Table IV summarizes the available attributes, their semantics
and the concepts to which they are applied.
Table W: Attributes and their role in ESys.Net
Attribute Description Applied to concept
Process Associate a thread to a class Class Method
method
PMethod Associate a method process to a Class Method
class_method
EventList (list ofevents) Add sensitive list for a process Process
ManuaiRegistration Manual registration ofthe element Field
PreCail (Name ofMethod) Method to be called Process
v
- before the process
-e(
PostCall (Name ofMethod) o Method to be called Process
afier the process
Siminit (Name ofMethod) Simulation mit Class Method
SimEnd (Name ofMethod) . Simulation end Class Method
Cycleinit (Name ofMethod) . Cycle initialization Class Method
CycleEnd (Name ofMethod) .S Cycle end Class Method
Deltainit Delta cycle Class Method
O initialization
DeltaEnd . Delta end Class Method
finalDelta Last delta Class Method
Reset Simulator reset Class Method
The utilisation of attribute programming offered us a very powerful tool, one that
enabled us to create a transparent means to permit the addition of hardware semantics
to behavioural code in a simple and elegant way.
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in order to offer a declarative mechanism to add hardware semantics to a mode!,
SystemC uses macro. We believe that the use of attributes is much more elegant than
macro, because they do flot hide code that must be debugged when working on a
model [50].
5.2 Simulation Semantïcs
Most of the differences between SystemC and ESys.Net are within the simulation
kemel so both will be described and compared.
5.2.1 SystemC [647 [63J
SystemC has at its core an event based simulation kemel like most current simulation
environments i.e. Verilog, VHDL. A SystemC simulation execution may be broken
up in a number of consecutive phases: elaboration, initialization and process
scheduling.
Elaboration phase
It is during this phase that the simulation model is created from the model description.
Structural elements ofthe systems i.e. modules, channels, signais etc. are created and
connected throughout the system hierarchy. Hierarchical structures are elaborated
through recursive construction using object construction behaviour. During the
elaboration phase, the simulation kemel must create a process object for each
threaded and method based process.
SysternC’s elaboration phase can be further broken up into two sub-phases that occur
at different instances. The flrst sub-phase occurs at compilation time. During this sub
phase, macros are expanded revealing the code that creates the necessary process
objects and retneve pointers to the methods that are declared to become either
threaded or method based processes. The second sub-phase is donc dunng execution
time. It is during this sub-phase that the structural elements are created and
connected. Certain aspects ofthe simulation may be configured at this point.
67
Initialization
Initia]ization is the first step in the SystemC scheduler. Bach method process is
executed once during initialization and each threaded process is executed until a wait
statement is encountered.
Process Scheduling
The SystemC scheduler controls the timing and order of process execution, handies
event notifications and manages updates to channels. It supports the notion of delta-
cycles. A delta-cycle consists of the execution of an evaluation and update phase.
There may be a variable number of delta-cycles for every simulation time.
SystemC’s processes are non-preemptÏve. This means that for thread processes, code
delimited by two wait statements will execute without any other process interruption
and a method process completes its execution without interruption by another
process.
The semantics of the SystemC simulation scheduler is defined by the following eight
steps. A delta-cycle consists ofsteps 2 through 4.
1) Initialization Phase.
2) Evaluation Phase. from the set of processes that are ready to run, select a
process and resume its execution. The order in which processes are
selected for execution from the set of processes that are ready to mn is
unspecified. The execution of a process may cause immediate event
notifications to occur, possibly resulting in additional processes becoming
ready to mn during the same evaluation phase. The execution ofa process
may include calls to the request_update() function which schedules
pending cails to update() function in the update phase. The
request_update() function may only be called within member functions of
a primitive channel.
3) Repeat Step 2 for any other processes that are ready to run.
4) Update Phase. Execute any pending calls to update() from calis to the
requestupdate() function executed in the evaluate phase.
5) If there are pending delta-delay notifications, determine which processes
are ready to run and go to step 2.
6$
6) If there are no more timed event notifications, the simulation is fimshed.
7) Else, advance the current simulation time to the time of the earliest (next)
pending timed event notification.
figure 9 is an overview of the simulation semantics of SystemC. Note that it is very
closed, there are no entry points for third-party tools Erreur! Source du renvoi
introuva Ne..
5.2.2 ESys.Net
This section describes elaboration, initialization and the simulation semantics.
ESys.Net is an event based simulator. ESysNet’s simulation execution may be
broken up into the same steps as SystemC.
8) Determine which processes become ready to mn due to the events that have
pending notifications at the current time. Go to step 2.
Figure 9: SystemC’s scheduler structure
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Elaboration
As ïs the case in SystemC and most environments, it is dunng this phase that
ESys.Net model element instances are created and connected together such as
module, channels, signais etc. However, unlike must environments our elaboration
phase is done dynamically at run-time; there is no code added at compile time as in
SystemC. ESys.Net modeis do flot take for granted a specific simulator. At runtime a
model is bound to a simulator, that in tum through .Net’s introspections capabilities,
analyses the model (structure and directives) and creates a simulation representation
of the model. This permits our models to be compiled separately from a specific
simulator and to bind the models at a later time to a specific simulator. This also
allows us to have many simulator works on different models or parts of models in a
unique binaiy execution. Venlog, VHDL and $ystemVeriiog take for granted that
there is only one simuiator so it is impiicit and it is dunng compilation that a model is
bound to it (there can only be one model per simulation).
The first part of the elaboration phase is to discover and register the vanous elements
ofthe model; code example 40 presents an incomplete pseudo-code ofthe algonthm
we use to do these tasks.
1. SuliModelElementRegistration (ModelObject element)
2. type := GetType(eleinent)
3. fields:= GetAllFields(type)
4. foreach field in fields
5. if Not(ManualRegisteredTagged(field)
6. fieid instance:= GetFieldlnstance (field, element)
7. select(field instance)
8. case dock:
9. RegisterClock(field instance)
10. case Channel:
11. RegisterChannel f field instance)
12. SubModelslementRegistration f field instance)
13. case Module:
14. RegisterModule (field instance)
15. SubModelElementRegistration(field instance)
16. case Signal:
17. RegisterSignal (field instance)
18. case Event:
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19. RegisterEventffield instance)
Code exam pie 40: Model Discovery and Registration
Each object in the model is passed through this algorithm. Each fielU in the currently
treated object (element) is extracted and registered in accordance to its base type i.e.
module, channel, dock, event or signal. If a field is module or channel, it is
recursively passed through the sanie algorithm. However, if a field is tagged with the
ManuatRegistered attribute it is not processed.
The second part of the elaboration phase is the heart of the kemel. The algorithm that
we use creates the simulation model. The algorithm ïs responsible for the creation of
the processes and for the binding of these processes to their triggering static events.
The algorithm also binds class methods to hooking points within the kemel.
The simulation mode! construction algorithm can be broken up into four parts:
• Process discovery and verification
• Process method creation
• Paralle! Method creation
• Callback hooking
Each part wiJI be presented wfth an incomplete pseudo-code.
1. SimulationNodelCreation()
2. for each element in RegisteredClianneis and RegisteredModules
3. type:=GetType telement)
4. if type is an Interface
5. type:= GetDeclaringType(type)
6. metliods:=GetAllPrivateMetliods (type)
7. foreacli method in methoda
8. parameters:= GetParameters tmetliod)
9. if Size(parameters)=O
10. metliod instance:= GetMethodlnstance(method,element)
11. seiect (method)
12. case ProcessTagged:
13.
14. case PMethodTagged:
15.
16. case Default:
17.
C Code example 41: Process dicovery and veritication
C,
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Code example 41 gives the pseudo-code that goes through ail the registered channeis
and modules, and retrieves their method declarations that have a pnvate scope. for
each method declaration foimd, the algorithm verifies if the method is eligible to be a
process (e.g. verifies if the method takes no arguments and retums void). The code
then gets the method instance for the currently processed object and then verifies if
the method declaration has either a Process tag, a Prnethod tag or callbacks tags.
1. thread:= CreateThread(method instance)
2. process:= CreateProcess (thread)
3. RegisterProcess (process)
4. if HasEventList(method)
5. event list: = GetEventList(method)
6. owners:= GetOwners(event list)
7. event name:= GetEventName(event list)
8. field instances:= GetOwnersFromElementfelement)
9. for each field instance in field instances
10. event:= GetEventfevent naine, field instance)
11. Bindfevent, process)
12. if Not(HasEventList(method)) or SimlnitTagged(metliod)
13. ExecuteAtSimulationlnitialisation(process)
14. if PreCallTagged(method)
15. premetliods:= GetPreCaliMethods (method)
16. foreacli premethod in premethods
17. premethod instance:= GetMethodlnstance(premetliod, element)
18. PreCallHook(process, premethod instance)
19. if PostCallTagged(method)
20. postmethods:= GetPostCallMethods (method)
21. foreach postmethod in postmethods
22. postmethod instance:= GetMethodlnstance(premethod, element)
23. PostCallHook(process, postmetliod instance)
Code example 42: Algorithm part for process methods
The block of pseudo-code in example 42 is responsible for the creation and
management of process methods. It creates a thread for the method instance and then
creates a process method object for the thread. The process method object is then
registered in the kemel. Processing of the static event list is donc next. If no static
event Iist is declared, the process method is registered to be executed before the
simulation starts. Lines 5 to 11 process the process method’s event list and binds il to
the correct event objects. The rest ofthe code deals with methods that must be called
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before or afier the execution of the process method; these methods are good for pre
and post condition venfication.
1. pmethod 2= CreateProcess(metliod instance)
2. RegisterProcess (pmetliod)
3. if HasEventList(metliod)
4. event list: = GetEventList(method)
5. owners:= GetOwnersfevent list)
6. event name:= GetEventName(event list)
7. field instances:= GetOwnersFromEiement(element)
8. for each field instance in field instances
9. event:= GetEvent(event name, field instance)
10. Bindfevent, pmethod)
11. if Not(HasEventList(method) ) or SimlnitTagqed(method)
12. ExecuteAtSimulationlnitialisation (pmethod)
13. if PreCaiiTaggedfmethod)
14. premethods : = GetPreCallMethods (method)
15. foreacli premethod in premethods
16. premetliod instance:= GetMetliodlnstance(premethod, element)
17. PreCaliHook(pmethod, premethod instance)
18. if PostCallTagged(method)
19. postmethods:= GetPostCailMethods (metliod)
20. foreacli postmetliod in postmethods
21. postmethod instance:= GetNethodlnstance(premethod, element)
22. PostCallHook(pmetliod, postmethod instance)
Code example 43: Algorithm part for parallel methods
The pseudo-code in example 43 does almost the same thing as the previous example
but no thread is created for the parallel method.
1. if SimlnitTagged(metliod)
2. SimlnitHook(method instance)
3. if SimEndTagged(method)
4. SimEndHook(method instance)
5. if CycielnitTagged(method)
6. CycielnitHook(method instance)
7. if CycleEndTagged(method)
8. CycieEndHook(method instance)
9. if DeltalnitTagged(rnetliod)
10. DeltalnitHook (method instance)
11. if DeltaEndTagged(rnetliod)
12. DeltaEndHook(method instance)
13. if LastDeltaTaggedfmethod)
14. LastDeltaHook (method instance)
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15. if PreDeltaUpdateTagged fmethod)
16. PreDeltaupdateHook (metliod instance)
17. if PreDeltalncTagged(method)
18. PreDeitalncHook(method instance)
Code example 44: Algorithm part for callback hooking
The code block in example 44 manages the binding of methods to the various
callback points in the simulation kemel.
Initialization
Initialization is the first step in the ESys.Net scheduler. Processes are flot executed by
default, only processes that have been tagged with a Sirninit directive or processes
that don’t have a sensitivity list (transaction level processes) are executed dunng this
phase.
Process scheduling
The ESys.Net scheduler controls the timing and order of process execution, handies
event notifications and manages updates to channels and signais. It supports the
notion of delta-cycles. ESys.Net processes are pre-emptive. The semantics of the
ESys.Net simulation scheduler are defined by the following eight steps. A delta-cycle
consists of steps 3 through 11. As illustrated by the steps of a simulator scheduler, we
have added many hooking points (steps in bold) within our simulation kemel.
1) muaIization Phase.
2) Execute cycle initialization callbacks
3) Execute delta initialization callbacks
4) Evaluation Phase. from the set of processes that are ready to run,
select a process. The order in which processes are selected for
execution from the set ofprocesses that are ready to mn is unspecified.
5) Execute pre-method callbacks for the current process
6) Resume current process’s execution
7) Execute post-method calibacks for the current process
8) Process execution (The execution ofa process may cause immediate
event notifications to occur, possibly resulting in additional processes
becoming ready to fun in the same evaluation phase)
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9) Repeat Step 4 for any other processes that are ready to run.
10) Execute pre-update callbacks
11) Update Phase. Update delta-cycle dependent elements that requested
updates (signais and primitive channels)
12)If there are pending delta-delay notifications, determine which
processes are ready to mn and go to step 3.
13)Execute last delta ca]lbacks
14) 1f there are no more timed event notifications, go to step 18.
15) Else, execute cycle cml callbacks
16) Advance the current simulation time to the time of the earliest (next)
pending timed event notification.
17) Determine which processes become ready to mn due to the events that
have pending notifications at the current lime. Go to step 2.
1$) Execute simulation end callbacks
19) The simulation ends here.
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Figure 10: ESys.Net Scheduler Steps
Figure 10 gives a good view of the simulation kemel. Compared to SystemC, our
simulation kemel bas many callbacks points for third-party tool binding.
Since our hooking points are implemented with delegates and events, it is possible to
hook many callbacks to a same entry point and callbacks may be class instance
methods or static class methods. Also, since we are using delegates, it is possible to
bind a method to a hook point at mntime because it is flot necessary to know at
compile lime the names ofthe methods we want to bind to a delegate.
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The following is a simple code example that illustrates the instantiation of a model, a
simulator, and a venfication tool, and the binding of the elements. Notice that with a
simple une of code we can bind a method to the Cyctelnit event of a simulator. The
Cyctelnit event is triggered at the beginning of every simulation cycle.
1. public class SimpleBusApp{
2. static public void Main()
3. My VeriTool tool = new VeriToolO;
4. MyModel model = new MyModel(sim);
5. Simulator sim = new Simulator(sbt);
6. sim.cyclelnit += new HookingPoint(tool.verifie);
7. sim.Run(l00000);}}
Code example 45: bol hooking
Chapter 6 Comparîson and Experimental
Resuits
ESys.Net is flot meant to be a new solution but rather an evolution of an existing
solution: SystemC. for this reason we will flot discuss the pros and COflS of pure
modeling semantics and library based approach because SystemC bas already
addressed theses points. Rather, we wilI discuss here the pros and cons of our design
compared to those of ‘SystemC’. Also since ESys.Net is intended to be an evolution
to SystemC, we shah flot compare it to other environments because many articles
already exist that compare SystemC to other alternatives [68] [8] [9].
We tvill present some expenmental resuits collected on performance issues and an
example that illustrates the ease of comiection of a third-party tools to the simulation
kernel.
6.1 Advantages of the Envi ronment
E$ys.Net design bas rnany advantages over those of SysternC. The advantages can be
categorized into three aspects: the simplification of semantics and programming, and
a more open integration.
6.1.1 Semantic Simplification
ESys.Net bas simphified SystemC’s more advanced modeling concepts such as ports
and channels.
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Unification of ports and interfaces
As mentioned in a previous section, we have unified the concept of ports and
interfaces. This unification has been done for several reasons. Firstly, in SystemC,
ports are intermediate objects that have a predefined interface on which processes
make cails. On a method cail, a port delegates the eau to another interface, which
hides a channel that is contained within it. The predefined interfaces that ports
support in SystemC are very basic — simple read and write calis, for this reason, a
user must use indirection on a port to get a pointer on the contained interface and then
make an indirect cail to that interface. Since SystemC’s main objective is system level
modeling, veiy few designs will be able to use simple read!write cails that do not take
any arguments to mode] complex buses like the ones used in NoC. SystemC has even
questioned the usefulness of ports, but decided to keep them for static binding
verification purposes.
“The question arises whether port objects are needed at ail —
one could argue that it would be sufficient to only have the
notion of interfaces being implemented by channels.
Basically, port objects serve a dual purpose. Firstly, they
allow for the implementation and enforcement of (static)
design rule checks. Secondly, they provide objects that can be
aftached attributes such as names or priorities.”[24]
The first argument based on design ruie verification is flot so justified with .NetJC#.
$ystemC provides a mechanism that allows channels to verify static design rules
when ports are bounded to the channel. The mechanism is provided by a virtual
method called register_port() that channels may ovemde. The method is catled when
a port is bound to the channei. Because SystemC is based on C++, this mechanism
would be very hard to implement without ports. ESys.Net does flot currently have
anything equivalent to this verification mechanism, but an equivalent mechamsm
couid be fairly easily created. Since ESys.Net is based on .Net/C#, reflective
capabilities could be used to analyze a model after the elaboration phase and tu a
data structure in the individual channels with information such as: what modules have
a reference to the channel, which interface is used in the module to abstract the
channel etc.
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The second argument supporting the usefulness of ports for attaching extra
information such as priorities and naine is flot valid with the help of attribute
programming. Metadata may be attached directly to the interface variable declaration:
1. public class FullAdder: BaseModule{
2. [Priority(1)Jpublic inBool a;
3. public in3ool b;
4.
Code example 46: Metadata (priority)
By unifying the concept of a port and an interface, we have simplified our design
library. Moreover, our models take less memoiy because there is no memory
allocated for an interface.
Unification of primitive and hierarcbical channels [24]
$ystemC lias divided the semantics of high level communication into two orthogonal
entities: primitive channels and hierarchical chaimels. The concept of hierarchical
channels is flot truly defined because they are just modules hiding behind a “typedef’.
We find that this separation is quite arbitrary and that hierarchical channeis should be
better defined.
ESys.Net unifies the two entities making the concept of primitive channels a specific
case of the general concepts of hierarchical channels. This simplification makes for a
simpler environment. Moreover, the concept of a channel in ESys.Net is clearly
separate from the concepts of modules. This separation wiÏl permit tools to easiiy
distinguisli channels from modules in the same way our discovery algorithm does.
61.2 Programming Simplification
The main purpose of system design languages is to model and simulate complex
systems at high and low levels of abstraction. At high levels of abstraction, systems
should be easily modelled and quickly debugged. Since SystemC is based on C++, it
is plagued with ail the complexities of the languages such as pointers, manual
memory management and macros just to name a few. Because of these programming
C complexities, even simple systems become overly complex to model Oust dealing
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with header files can be a headache). System designers shouÏd be good at designing
systems flot necessary programming with C++ [17].
The C# programming language offers a simple and elegant basis for the ESys.Net
environment. With C#, designers can focus on the modeling of systems instead of the
ins and outs of the supporting language. Moreover, the dynamic verification that the
.Net runtime does on executing code permits the creation of less error prone systems.
6.1.3 A Simpler Better Framework
Taken as is and for what it is, SystemC is a veiy effective environment. However,
because SystemC is based on a fairly low level language like C++, its evolution and
customization is greatly hindered by its underlining design. for performance reasons
and because C++ does flot support reflective capabilities. SystemC makes excessive
use of macros and obscure design techniques. To stay cross platform, SystemC makes
use of a user side thread library. This is not a problem as such, but when debugging
custom modifications to the simulation kernel, the debugger must go through this
complex code which is a problem. Moreover, custom modifications to the kemel are
often necessary because SystemC’s design vas flot intended for hooking third-party
tools to the simulation kernel [53] [11] . ESys.Net alleviates all these problems by
leveraging the many features of .Net/C#.
Sïmpler design
By leveraging the already rich runtime and class framework provided by .Net/C#,
ESys.Net has a much smaller and simpler design that SystemC. By using the
threading capabilities provided with the runtime, ESys.Net offers cross-platform
threads whose implementation is hidden from the user. This simplifies the debugging
of the simulation kemel. It also shortened the time necessary to develop the kemel
because the thread library is almost trivial compared to QuickThreads (the library
used by SystemC).
By using attribute programming reflectivity and delegates, the use ofpointers, macros
and “typedef s” were completely eliminated, offering a simple design that is easy to
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debug. ESysNet is simpler to understand and debug because there are no macro
expansions at compile time, so what is debugged is what is written and flot what has
been expanded. Pointers are also a problem to debug, especially when they are
function pointers.
Modules
Cômmunication channels
Signais
Events
j
Attn bute programming Tagging
Interfaces
Thread management
figure 11 shows how ESys.Net was designed with a layered approach by using
already existing features found in .Net and C#. The further box represents the scope
of .Net, the middle box represents the scope of C# and the top box represents the
scope ofESys.Net.
When features are found in overlappïng boxes, it means that the features are deflned
in the lower box but are leveraged by the higher ones. We can see by the diagram that
ESys.Net only needed to implement the missing hardware semantfcs sucli as modules
signais, etc.; ail the rest cornes from .Net and C#.
As an example of how much code was saved by using .Net and C# to implement
ESysNet, here is a comparison of the scheduling kernels: SystemC’s kernel is very
large, just the scheduling kernei is weli over 1500 unes of code (this is not counting
Figure 11: Leveraging of existing features
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the unes of code used by the user side thread libraiy which is about the same size and
the code that is hidden by macro expansions), ESys.Net is only about 500 unes of
code. Because we leverage the use of an advanced programming environment, the
ESys.Net kemel is very simple and can almost be read like pseudo-code which is flot
the case with SystemC.
Open design
The business and academic worlds believe we are going through a design crisis
because the computation power of hardware technologies is growing exponentially
but our ability to produce effective design for these technologies is flot [27)
Environments such as SystemC help designers buïld and test complete systems
rapidly, but design exploration and venficatïon through simulation has its limits. In
order to get past the current design crisis, new sophisticated CAD and EDA tools are
required to perform advanced design analysis and venfication. CAD and EDA tools
could also automate certain aspects of design space exploration with the use of
constraints.
Some environments such as Venlog and SystemVerilog have welI defined APIs that
permit the hooking of third-party tools to the simulation kernel [32] [54] [4] . These
APIs usually permit the registration of callback functions or the ability to introspect
the current model being simulated. However, most of the APIs are overly complex
limiting the rapid design of custom tools. SystemC, because of its design, does not
easily support the hooking of third-party tools. Many have had to modify the
kemel[ll] [53]
. Also, since C++ offers no standard reflective capabilities, model
introspection is very Iimited even with the new SystemC Verification Library.
ESys.Net makes third par(y tool hooking simple by providing numerous callback
points in the simulation kemel, making kemel modification almost avoidable in most
cases. Through the use of .Net!C# reflective capabilities, it is feasible for small
development teams to design sophisticated analysis tools rapidly.
The following code examples are excerpts ofa complete programme in Annex C. The
program demonstrates the powerful reflective capabilities of .NetIC# and the simple
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elegance of third-party tool hooking with ESys.Net. The program 15 a complete
implementation of the simple “MyFirstSystem” example that we presented in section
4.1. The program aiso contains the code for a venfication tool that we will be
presented briefly below. The verification tool, once bound to a system mode!, can
discover ail the signais and ports contained within the mode!. It then keeps a iist of
the elements it finds. The verification tool is then capable of printing out the current
value and name of each signal and port. In the code excerpts that follow, we will
rapidly present the algorithms used for the discovery and pnnting as well as the code
that binds the tool to the simulator.
1. private void DiscoverSignals f ImodelElementContainer
2. element,string parentname)
3. Type type = element.GetTypeU;
4. ArrayList hierarchialElements = new ArrayListO;
5. Object[j couple;
6. foreach(Fieldlnfo fi in type.Getfields(BindingFlags.Instance(
7. BindinqFlags.Public I
8. BindingFlags.NonPublic))
9. Object obi = fi.GetValue(element);
10. if(obj is BaseModule){
11. couple = new Object[2J;
12. couple[O] = parentname + “.“ + fi.Name;
13. couple[l] = obj;
14. hierarchialElements.Add(couple)
15. }else if (obi is BaseSignal)
16. couple = new Object[21;
17. couple[O] = parentname + “.“ + fi.Name;
18. couple[lj = obj;
19. signals.Add(couple);
20.
21.
22. foreachfObject[] pair in hierarchialElements)
23. DiscoverSignals((IModelElementContainer)pair[l],
24. (string) pair[O])
25.
Code example 47: Signal Discovery method
Code example 47 is the code fragment we use to discover the signais and ports ofthe
system model. It is based on the same pseudo-code explained in Chapt5 that the
simulation kemel uses to discovers the various elements ofa model.
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1. public void PrintSignalsO{
2. foreach(Object[] pair in signals){
3. Object currentValue = pair[lJ.GetTypeO.
4. GetPropertyf”Value”) .GetValuefpair[l1,null);
5. Console.WriteLine(”
6. Console.WriteLine(”Signal/Port name: {O};”,pair[O]);
7. Console.WriteLine(”Current value: {O};”,currentValue)
8. Console.WriteLine(” f’);
9.
10.
Code exampie 4$: Printing method
Code example 4$ gives the algorithm used to pnnt the current value ofthe signais and
ports fotmd by the tool, as well as their hierarchïcal names.
1. static void Main(string[J args)
2. Simulator sim = new Simulator();
3. MyFirstSystem sys = new MyfirstSystem(sim);
4. SignaiPrinter sp = new SignalPrinter(sys,”MyfirstSystem”);
5. sim.simlnit+= new RunnableMethod(sp.Initialize);
6. sim.cyclelnit+= new RunnableMethod(sp.PrintSignals);
7. sim.Run(20);
8.
Code example 49: Toot hooking
Code example 49 is responsible for hooking the tool’s initialization method to the
Simlnit event of the simulator as well as the tool’s pnnting method to the Cyclelnit
event. When the simulator starts its initialization phase, it will cause the tool to
initialize itself At the beginning of each simulation cycle, the tools wiIl print the
value and names of the signais and ports. The following is part of the simulation
output (the complete output is in Annex B)
Excerpt ofthe ouput:
Signal’Fort name: MyfirsiSystem. sig3;
Current value: O;
SignaliPort naine: MyFirsiSystem. rop.porta;
Current value: O;
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With SystemC, a simple but effective tool like the one presented in the previous
pages, is unreasonably complex to create. The simple elegance of third party tools
hooking that ESys.Net supports, we belïeve, is in itself a major contribution to the
comrnunity.
6.2 Disadvantages of the Environment
One advantage of SystemC is that peopie can model software parts of the overail
system and then simulate them. Once those parts are verified, they can be compiled
with already existing tools for a vast number of processors because C/C++ are stiil
the major languages used for software development (especiaÏiy embedded systems).
C# currently lacks this capability because it relies on a runtime.
The generic programming features of C++ don’t have any equivalent in C#. It is
possible to simulate generic programming by writing algorithm with only variables of
type Object. This does not permit the compiler to do static type check and it also
forces the user to use a lot of type casting (slowing down simulation). Generic
programming would simplify the creation of custom user signais that are type safe
and faster to execute. It would also simplify the ESys.Net library because we had to
create a signal for each basic value type supported by the CTS. Ibis said, genenc
programming features have been announced for the next version of .Net\C#; there is
already an experimentai version that is avaïlable caiied Gyro [37].
Another advantage of SysternC is that its simulation library is more complete. It
contains elements for the modeling of fixed point floating types, sorne predefined
channels and the simulator supports many time units just to name a few. Ail of these
features may 5e modeled in ESys.Net. We did not implement them because they did
not add any value to our proof of concept.
6.3 Experimental Resuits
To prove the efficiency of ESys.Net we performed several experiments. The main
critena that we used for the evaluation were the performance and the applicability for
concrete systems modeiing and simulation.
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Firstly, we compared the performance ofthe C# language to the C++ language using
a concrete application, the simulation model of a DLX processor. We measured the
simulation time ofthis application for the C# specification execution on .NET and the
C++ description executing natively. The resuits obtained were that the two languages
present comparable capabilities in terms of simulation speed — the C# execution time
penalty was below 10%. These resuits are in concordance with reported numbers
conceming the use ofC# versus C for real-time applications. We consider this penalty
acceptable given the advantages ofthe .NET framework.
In addition, we modeled and simulated a second concrete application. In order to
compare with a well known simulator, we used an application provided by SystemC.
The overview of this application is illustrated in figure 12. The application consists
of 7 main components (Annex A):
a communication channel that ensures the communication between the other
components of the system. These components may be masters or slaves of the
channel. A master module requires communication primitives from the
channel and the slave module offers services to the communication channel;
two memories (the fast memory and the slow memory) that differ by the
number of dock cycles necessaiy to read or write data; the memories are slave
modules ofthe commtmication channel;
• three master modules that readlwrïte date to/from the memories through the
communication channel;
an arbiter that provides a priority based management for the concurrent
requests from the masters.
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We obtained the correct simulation of the system (verified by comparing the resuits in
our environment with those given by SystemC).
The CLI specification does not mention if threads should be pre-emptive or
collaborative. Microsoft thread implementation is pre-emptive. Pre-emptive threads
permit the modeling of concurrent software components in a precise way, enabling
the verification of race conditions and dead lock. SystemC lacks the capability
because its threads are collaborative. To evaluate the performance penalties of context
switches due to pre-emptive threads, we conducted a simple simulation that modeled
the worse case scenario of a single variable affectation dunng a time suce. We then
added progressively more computation during a time slice to see how the cost would
evolve. Here is a snippet of the code:
1. [Processj
2. [Event List(”sensitive”,”InA”)
3. private void Run()
4. int j;
5. while(true)f
6. for(i=O;i<LINIT;i++){}
7. InA.Value = j;
8. Waït();
9.
‘o.
Code example 50: Context switch verifïcation
We modeled this process in ESys.Net and SysternC with threaded processes and
methods based processes. figure 13 compares the execution time of ESys.Net and
SysternC when the LIMIT parameter ofthe “for” staternent is increased.
Figure 12: General view of the application
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Figure 13: ESys.Net versus SystemC performance
The experiment shows that ouï environment may present a performance penalty.
Even if the computation in .NET threads is executed efficiently, the context switch
and the thread instantiation in the current implementation of .NET are relatively
costly compared to QuickThreads used by SystemC. Consequently, the penalty is
reduced proportionally with the growing complexity of the computation performed in
the threads. The overail performance of .NET threads compared to SystemC threads
may vary ftom 30 times for light threads to Iess than 75% penalty for computation
intensive .NET threads. Using method based processes resuits in a penalty lower that
10% [42].
It is important to emphasize that this performance cost is compensated by two
advantages that are presently missing in SystemC: the possibility of modeling real
multi-threading and the possibility of modeling software components at different
abstraction levels. These advantages are foreseen in the future version of SystemC
and the cost to pay for introducing them have not yet been evaluated. Consequently,
the comparison between ESys.Net and SystemC thread performances is quite unfair
because they are conceptually different. Our expenments only quantify the penalty of
having a real multi-thread based environment.
C$9
6.4 Summary
Here is a table that summarize the advantages and disadvantages of ESys.Net
compared to SystemC.
Table V: Summary of the Advantages and Disadvantages over SystemC
Advantages
Simpler programming basis The C# programming language is a simpler language
than C++ that offers many high level programming
constructs, hence programmer are more productive
because they can code faster and the code is less error
prone. Using C# also perniits designers to concentrate
more on modeling tasks then on eclectic language
specificities.
Semantic unification The ESys.Net framework has unified some ofthe
modeling concepts found in SystemC : ports and
interfaces, chaimels and primitives channels, which
simplifies the modeling framework and makes it
smaller.
Open design Third party tool integration and CAD tool creating is
made simple by the use ofreflection.
Simpler design The ESys.Net kernel is many times simpler then the
SystemC kemel because it is based on the high level
programming constructs ofC# and the .Net
Framework. Our simpler design permit the ease
debugging of custom modifications.
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Disadvantages
Incomplete Iibrary The ESys.Net Framework is flot as complete as
SystemC ‘s - we did flot create a complete library
because it dïd flot add to our proof of concept. A
complete library can easily be created.
Code speed The Common Intermediate language execution is
about 10% slower then compiled C++ code. However
we find this cost insignificant compared to the
productivity gains and runtime support offered by
.Net.
Thread speed The modeling processes that are implemented with
.Net threads have a high performance penalty
compared to SystemC’s processes that are modeled
with QuickThreads. However, by using threads that
are pre-emptive and scheduled by the OS, ESys.Net
permits the modeling of concurrent software tasks and
may utilize the parallelisms offered by a
multiprocessor system to gain simulation speedups. 1f
the ability to use libers to implement threads in .Net
became available, the performance cost would
probably be completely eliminated [57].
We believe that the advantages ofESys.Net gain though using the .Net Framework
greatly outweigh the performance penalties that are incurred. Also, we believe that it
is important for the next generation of modeling and simulation tools to put aside
issues of performance penalties that have a constant cost because the growth of
system models is exponential
— even a large constant gain in performance will rapidly
become insignificant with the rapid size growth ofsystem models. We believe that
the next generation of solution should put the emphasis on higher modeling
abstractions and higher design productivity.
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Chapter 7 Summary and Future Work
Nowadays, in order to respect the time to market and strict cost constraints, system
designers need new modeling and simulation solutions. These solutions must enable
easier memoiy management and software component complex specifications, multi
language features and mitigated connection with other existing or new CAD tools.
In this thesis a new solution for modeling and simulating called ESys.Net was
presented. ESys.Net brings to the hardware/software modeling community a new
solution that bas ail the benefits of SystemC without having most of its drawbacks
such as: the complexity ofthe C++ language, the complexity ofthe modeling libraiy,
the lack of introspection, etc. Our solution also fulfihis ah the requirements that we
enumerated in the introduction and with no significant performance cost. The solution
that we propose in this research project is based on the advanced programming
capabilities of the C# programming languages and of the Net Framework runtime.
By leveraging these capabilities, we have developed an environment called ESys.Net
which is meant to be an evolution to SystemC.
Before SystemC become available, designers had to purchase very expensive
proprietary environments for hardware and system modeling. SystemC is distributed
free of ticensing fees which permits small and medium size companies to do design
work without a big investment up front. SystemC is also “open source”, so companies
can modify the environment to incorporate their own custom tools. Nowever, custom
tool integration with SystemC is very difficult and time consuming because of C++
and because of SystemC’s design, sO difficult that major proprietaiy modification to
the kemel usually have to be made. This bas pushed the development of custom tools
out of the realm of reality of many companies, leaving them with the on]y option of
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purchasing expensive “off the sheif tools” that do flot aiways fulfihÏ ail requirements
the compames would lïke.
Today, even though designers can use SystemC at no cost, if they want to do any
complex modeling, they are almost obliged to go back to buying software with six
digit price tags. By using ESys.Net, designer can avoid being slaves to expensive “off
the sheif’ “one size fits ail solution” (most of us know that one size fits ail does not
exist!). ESys.Net is meant to be a “free” and “open source” solution that wili aiiow
designer to model systems quickly and effectively, and will also allow them to create
sophisticated custom CAD tools cheaply.
7.1 Summary
ESys.Net offers many advantages over its predecessor. Among these are (j) a reduced
set ofmodeling semantics due to concept unification, (ii) a simple programming basis
exempt of eclectic syntactic elements, (iii) a simulation kernel that supports third
party tools integration, (iv) an overali environment that is better suited to less prone
models, (y) a rich software library that permits the modeling of complex software
components (especially operating system elements).In this thesis many concepts were
examined and reviewed. We gave an overview ofthe different environments availaNe
for the modeling and simulation of hardware/software systems. These environrnents
where described only briefly because it was not our intention to justify our solution in
regards to these alternatives. We also presented a brief introduction to the new
challenges facing system designers today and in the future and new software
technologies that might help to solve these problems. We presented the .Net
Framework and the C# programming language in order to expose their advance
features which make up the backbone ofESys.Net. A large part of this thesis explains
the various aspects of our environment. We also compared the simulation kernels of
SystemC and ESys.Net because that is tvhere their most significant differences lay. In
the last pages, we objectively presented the pros and cons of ESys.Net vs SystemC.
We gave some experimental resuits tojustili our solution and we gave an inefutable
example to demonstrate the shear power of our environment.
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7.2 Where Do You Go From Here?
The following are some of the many areas that should be investigated in order to
expand on the work that was done to develop ESys.Net further:
• Beliavioural synthesis
• System partitioning exploration
• Integration of linear temporal logic and assertion verification
• Heterogeneous system modeling
• Cosimulation with SystemC
• Visualisation and model analysis tools
The next important steps should be, however, the optimisation of the simulation
kemel. Even though good performance resuits were collected, many implementation
improvements could and should be done.
In conclusion we would like to point out that this research also confirms that software
expertise might bnng about substantial contribution to the hardware and system
modeling domain.
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n
u
m
w
r
it
te
n
);
}
75 76
p
u
b
li
c
o
v
e
r
r
id
e
v
o
id
U
p
da
te
()
77
if
f
n
u
m
w
r
it
te
n
>
O
78
d
at
a
w
r
it
te
n
.N
o
ti
fy
(0
);
n
tf
l
E
:
\R
e
se
a
rc
h
\E
$y
sD
ev
\F
if
o\
F
if
o.
c
s
3
79
if
)
n
u
m
r
e
a
d
>
O
80
d
at
a
r
e
a
d
.N
o
ti
fy
(0
)
81
n
u
m
r
e
a
d
ab
le
=
tu
in
t)
m
e
m
.L
en
gt
li
;
82
n
u
m
r
e
a
d
=
n
u
m
w
r
it
te
n
=
0;
83
}
—
84 85 86
//
87
//
EX
A
M
PL
E
88
//
89
p
u
b
li
c
c
la
ss
w
r
it
e
r
:
B
as
eM
od
ul
e{
90
p
u
b
li
c
f
if
o
w
r
it
e
if
o
u
tp
u
t;
91 92
[P
ro
ce
ss
]
93
v
o
id
m
a
in
a
c
ti
o
n
()
94
in
t
v
a
l
=
0;
95
w
h
il
e(
tr
u
e
96
W
ai
t(
1
0
);
//
w
a
it
fo
r
10
n
s
97
fo
rf
in
t
i
=
0;
i
<
20
;
i
+
+
){
98
o
u
tp
u
t.
w
ri
te
(r
ef
v
a
l)
;
/1
b
lo
ck
in
g
w
r
it
e
99
v
a
l+
+
;
10
0
10
1
10
2
10
3
10
4
10
5
p
u
b
li
c
c
la
sa
r
e
a
d
e
r
:
B
as
eM
od
ul
e{
10
6
p
u
b
li
c
f
if
o
r
e
a
d
if
in
p
u
t;
10
7
10
8
[P
ro
ce
sa
]
10
9
v
o
id
m
a
in
a
c
ti
o
n
()
{
11
0
in
t
v
a
l=
0
;
11
1
w
h
il
e(
tr
u
e
)
11
2
W
ai
t(
10
);
//
w
a
it
fo
r
10
n
a
11
3
fo
r)
in
t
i
=
0;
i
<
15
;
i
+
+
)
11
4
in
p
u
t.
re
a
d
(
r
e
f
v
a
l)
;
//
b
lo
ck
in
g
re
a
d
11
5
C
o
n
so
le
.W
ri
te
L
in
e
(v
al
);
11
6
11
7
}
n
n
in
E
:
\R
e
se
a
rc
h
\E
S
y
sD
e
v
\f
if
o
\F
if
o
.
c
s
4
11
8
11
9
12
0
12
1
p
u
b
li
c
c
la
ss
m
o
de
l:
S
ys
te
m
M
od
el
{
12
2
//
d
e
c
la
re
c
h
an
n
el
(s
)
12
3
fi
fo
f
=
n
e
w
fi
fo
(
10
);
12
4
//
in
s
ta
n
ti
a
te
b
lo
c
k
(s
)
a
n
d
c
o
n
n
e
c
t
to
c
h
an
n
el
(s
)
12
5
w
r
it
e
r
w
=
n
e
w
w
r
it
e
r(
);
12
6
r
e
a
d
e
r
r
n
e
w
r
e
a
d
e
rO
;
12
7
12
8
p
u
b
li
c
m
o
d
el
(I
Sy
st
em
N
an
ag
er
m
a
n
a
g
e
r,
S
tr
in
g
n
a
m
e
)
:b
as
e(
m
an
ag
er
,
n
a
m
e
)
12
9
w
.o
u
tp
u
t
=
f;
13
0
r
.i
n
p
u
t
f;
13
1
13
2
13
3
13
4
13
5
p
u
b
li
c
c
la
ss
A
pp
{
13
6
13
7
p
u
b
li
c
s
ta
ti
c
v
o
id
M
ai
n)
)
13
8
S
im
u
la
to
r
s
im
=
n
e
w
S
im
u
la
to
r;
13
9
m
o
de
l
m
=
n
e
w
m
o
d
el
(s
im
,
“
E
x
em
p
le
”)
;
14
0
s
im
.R
u
n
(1
00
0)
;
14
1
C
o
n
so
le
.R
ea
d
L
in
e(
)
14
2
14
3
II
Annex B Simple Bus Example
E
:\
R
e
se
a
rc
h
\s
im
p
le
b
u
s\
S
im
p
le
B
u
s\
E
n
u
m
s.
cs
1
p
u
b
li
c
e
n
u
m
s
im
p
le
b
u
s
lo
ck
s
ta
tu
s
2
{
3
SI
M
PL
E
BU
S
LO
CK
NO
=
O
,
4
SI
M
PL
E
BU
S
LO
CK
SE
T
,
5
SI
M
PL
E
BU
S
LO
CK
G
RA
N
TE
D
6
}
7 8
p
u
b
li
c
e
n
u
m
s
im
p
le
b
u
s
s
ta
tu
s
10
SI
M
PL
E
BU
S
OK
=
O
,
11
SI
M
PL
E
BU
S
R
E
QU
ES
T,
12
SI
M
PL
E
BU
S
M
A
lT
,
13
SI
M
PL
E
BU
S
ER
R
O
R
14
n
n
n E:
\R
e
se
a
rc
h
\s
im
p
le
b
u
s\
S
im
p
le
B
u
s\
In
te
rf
a
c
e
s.
c
s
1
u
s
in
g
S
y
st
e
m
.C
o
ll
e
c
ti
o
n
s
3
p
u
b
li
c
in
te
rf
a
c
e
s
im
p
le
bu
s
a
r
b
it
e
r
if
4 5
s
im
p
le
bu
s
r
e
q
u
e
st
a
r
b
it
ra
te
fA
rr
a
y
L
is
t
r
e
q
u
e
st
s)
6
}
7 8
p
u
b
li
c
in
te
rf
a
c
e
s
im
p
le
bu
s
b
lo
ck
in
g
if
9
{
10
s
im
p
le
bu
s
s
ta
tu
s
b
u
rs
t
r
e
a
d
(u
in
t
u
n
iq
u
e
p
ri
o
ri
ty
,
11
s
im
p
le
bu
s
s
ta
tu
s
b
u
rs
t_
w
ri
te
(u
in
t
u
n
iq
u
e
p
ri
o
ri
ty
,
12
s
im
p
le
bu
s
s
ta
tu
s
b
u
rs
t
r
e
a
d
(u
in
t
u
n
iq
u
e
p
ri
o
ri
ty
,
13
s
im
p
le
bu
s
s
ta
tu
s
b
u
rs
t
w
r
it
e
(u
in
t
u
n
iq
u
e
p
ri
o
ri
ty
,
14 15 16 17
p
u
b
li
c
in
te
rf
a
c
e
s
im
p
le
_
b
u
s_
d
ir
e
c
t_
if
b
o
o
l
d
ir
e
c
t
r
e
a
d
(r
ef
in
t
d
a
ta
,
u
in
t
a
d
d
re
ss
);
b
o
o
l
d
ir
e
c
t
w
r
it
e
(r
ef
in
t
d
a
ta
,
u
in
t
a
d
d
re
ss
);
23 24
p
u
b
li
c
in
te
rf
a
c
e
s
im
p
le
bu
s
n
o
n
b
lo
ck
in
g
if
v
o
id
r
e
a
d
(u
in
t
u
n
iq
u
e
p
ri
o
ri
ty
,
in
t[
]
d
a
ta
,
u
in
t
a
d
d
re
ss
,
b
o
o
l
u
lo
c
k
);
v
o
id
w
r
it
e
(u
in
t
u
n
iq
u
e
p
ri
o
ri
ty
,
in
t[
J
d
a
ta
,
u
in
t
a
d
d
re
ss
,
b
o
o
l
u
lo
c
k
);
v
o
id
r
e
a
d
(u
in
t
u
n
iq
u
e
p
ri
o
ri
ty
,
in
t[
J
d
a
ta
,
u
in
t
a
d
d
re
ss
);
//
fa
ls
e
v
o
id
w
r
it
e
(u
in
t
u
n
iq
u
e
p
ri
o
ri
ty
,
in
t[
]
d
a
ta
,
u
in
t
a
d
d
re
ss
);
//
fa
ls
e
s
im
p
le
bu
s
s
ta
tu
s
g
e
t_
st
a
tu
s
(u
in
t
u
n
iq
u
e
p
ri
o
ri
ty
);
33 34
p
u
b
li
c
in
te
rf
a
c
e
s
im
p
le
bu
s
s
la
v
e
if
:
s
im
p
le
bu
s
d
ir
e
c
t
if
35
t
36
s
im
p
le
bu
s
s
ta
tu
s
r
e
a
d
(r
ef
in
t
d
a
ta
,
u
in
t
a
d
d
re
ss
);
37
s
im
p
le
bu
s
s
ta
tu
s
w
r
it
e
(r
ef
in
t
d
a
ta
,
u
in
t
a
d
d
re
ss
);
38
u
in
t
s
ta
rt
a
d
d
re
ss
{g
et
;}
39
u
in
t
e
n
d
a
d
d
re
ss
{g
et
;}
18 19 20 21 22
in
t[
]
d
a
ta
,
u
in
t
s
ta
r
ta
d
d
re
s
s
,
b
o
o
l
u
lo
c
k
);
in
t[
]
d
a
ta
,
u
in
t
s
ta
r
ta
d
d
re
s
s
,
b
o
o
l
u
lo
c
k
);
in
t[
)
d
a
ta
,
u
in
t
s
ta
r
ta
d
d
re
s
s
);
//
fa
ls
e
in
t[
]
d
a
ta
,
u
in
t
s
ta
r
ta
d
d
re
s
s
);
//
fa
ls
e
25 26 27 28 29 30 31 32
(n
u
(n
G)
u(n
w
-(J
H
(n
G)
H
Q
-H
U)
(n
-Q
G)
H
Q
-H
(n
-Q
u
u
G)
(n
w
O H U) O Lf)
O O O O O O
E
:
\R
e
se
a
rc
h
\s
im
p
le
b
u
s\
S
im
p
le
B
u
s\
S
im
p
le
B
u
s
c
s
1
1
u
s
in
g
S
ys
te
m
;
2
u
s
in
g
S
y
st
e
m
.C
o
ll
e
c
ti
o
n
s;
3 4
p
u
b
li
c
c
la
ss
s
im
p
le
bu
s
:
B
as
eC
li
an
n
el
,
s
im
p
le
bu
s
d
ir
e
c
t
if
,
s
im
p
le
bu
s
n
o
n
b
lo
ck
in
g
if
,
s
im
p
le
bu
s
b
lo
ck
in
g
if
5
p
u
b
li
c
d
o
c
k
d
o
c
k
;
6
p
u
b
li
c
s
im
p
le
bu
s
a
r
b
it
e
r
if
a
r
b
it
e
r
p
o
rt
;
7
p
u
b
li
c
A
rr
a
y
L
is
t
s
la
v
e
p
o
rt
=
n
e
w
A
rr
a
y
L
is
t;
8
p
ri
v
a
te
b
o
o
l
m
v
e
r
b
o
se
;
9
p
ri
v
a
te
A
rr
a
y
L
is
t
m
r
e
q
u
e
st
s
=
n
e
w
A
rr
a
y
L
is
t;
10
p
ri
v
a
te
s
im
p
le
bu
s
r
e
q
u
e
st
m
c
u
r
r
e
n
tr
e
q
u
e
st
=
n
u
ll
;
11 12
p
u
b
li
c
s
im
p
le
bu
s
(s
tr
in
g
n
a
m
e
,
b
o
o
l
v
e
r
b
o
se
)
:b
as
e
(n
am
e)
{m
v
e
r
b
o
se
=
v
er
b
o
se
;
13
p
u
b
li
c
s
im
p
le
bu
s
(s
tr
in
g
n
a
m
e
)
:b
as
ef
n
am
e
){
m
ve
rb
os
e=
fa
ls
e;
}
14 15
[S
im
ln
it
]
16
p
u
b
li
c
v
o
id
e
n
d
o
fe
la
b
o
ra
ti
o
n
t)
17
/1
p
er
fo
rm
a
s
ta
ti
c
c
h
ec
k
fo
r
o
v
e
r
la
p
p
in
g
m
e
m
o
ry
a
r
e
a
s
o
f
th
e
s
la
v
e
s
18
b
o
o
l
n
o
o
v
e
r
la
p
;
19
fo
r
ti
n
t
i
=
;
i
<
s
la
v
e
p
o
rt
.C
o
u
n
t;
+
+
i)
f
20
s
im
p
le
bu
s
s
la
v
e
if
s
la
v
e
l
=
s
la
v
e
p
o
rt
[i
]
a
s
s
im
p
le
bu
s
s
la
v
e
if
;
21
fo
r
ti
n
t
j
=
0;
j
<
j;
+
+
j)
22
s
im
p
le
bu
s
s
la
v
e
if
s
la
v
e2
=
s
la
v
e
p
o
rt
[j
]
a
s
s
im
p
le
bu
s
s
la
v
e
if
;
23
n
o
o
v
e
r
la
p
=
(s
la
ve
l.
en
da
dd
re
ss
<
s
la
v
e
2
.s
ta
rt
a
d
d
re
ss
)
I
(s
la
v
el
.s
ta
rt
ad
d
re
ss
>
s
la
v
e
2
.
e
n
d
a
d
d
re
ss
);
24
if
t!
n
o
o
v
e
rl
a
p
)
25
C
o
n
so
le
.O
u
t.
W
ri
te
L
in
e
(”
E
rr
or
:
o
v
e
r
la
p
p
in
g
a
d
d
re
ss
s
p
ac
es
o
f
2
s
la
v
e
s
:
26
C
o
n
so
le
.O
u
t.
W
ri
te
L
in
e(
”s
la
ve
{0
}
:
{l
}X
..
{2
}X
”,
i,
sl
av
el
.s
ta
rt
ad
d
re
ss
,s
la
v
el
.e
n
d
ad
d
re
ss
);
27
C
o
n
so
le
.O
u
t.
W
ri
te
L
in
e(
”s
la
ve
{0
}
:
{1
}X
..{
2}
X
t’
,j,
sl
av
e2
.s
ta
rt
ad
dr
es
s,
sl
av
e2
.e
nd
ad
dr
es
s)
;
28
S
y
st
em
.E
n
v
ir
o
n
m
en
t.
E
x
it
(1
);
29 30 31 32 33 34
//
35
//—
—
p
ro
c
e
ss
36
//
37
[P
M
et
ho
d]
38
{E
ve
nt
L
is
t(
”n
eg
ed
ge
”,
”c
lo
ck
”)
]
U)
o
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H
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:3
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H
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0
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-:3
o
44
G)
G)
U)
G),
U)
4-)
-:3
-H G)
3]
-H
4)-Q
:34-4
0G)
0
G)
U)-:3
-H 4]
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44
0
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44
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44
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000
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44
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U’
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H
G)
G)
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U’
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H
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4-1
-H
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O
H
Q
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E
:
\R
e
se
a
rc
h
\s
im
p
le
b
u
s\
S
im
p
le
B
u
s\
S
im
p
le
3
u
s.
c
s
3
78
if
(a
dd
re
ss
%
4
!=
O
)
(1
/
a
d
d
re
ss
fl
ot
w
o
rd
a
ll
ig
n
e
d
79
C
o
n
so
le
.O
u
t.
W
ri
te
L
in
e(
”
BU
S
ER
R
O
R
—
—
>
a
d
d
re
ss
(0
}4
X
fl
ot
w
o
rd
a
ll
ig
n
e
d
”
,a
d
d
re
ss
);
80
r
e
tu
rn
fa
ls
e
;
81 82 83
s
im
p
le
bu
s
s
la
v
e
if
s
la
v
e
=
g
e
ts
la
v
e
ta
d
d
re
ss
);
84 85
if
(s
la
ve
=
=
nu
ll)
86
r
e
tu
rn
fa
ls
e
;
87 88
r
e
tu
rn
s
la
v
e
.d
ir
e
c
tw
ri
te
fr
e
f
d
a
ta
,
a
d
d
re
ss
);
89 90 91
//
92
/1—
—
n
o
n
—
bl
oc
ki
ng
BU
S
in
te
rf
a
c
e
93
/1
94
p
u
b
li
c
v
o
id
r
e
a
d
(u
in
t
u
n
iq
u
e
p
ri
o
ri
ty
,
in
t[
]
d
a
ta
,
u
in
t
a
d
d
re
ss
)
95
r
e
a
d
(u
n
iq
u
ep
ri
o
ri
ty
,d
at
a,
ad
d
re
ss
,f
al
se
);
96 97 98
p
u
b
li
c
v
o
id
r
e
a
d
(u
in
t
u
n
iq
u
e
p
ri
o
ri
ty
,
in
t[
]
d
a
ta
,
u
in
t
a
d
d
re
as
,
b
o
o
l
u
lo
ck
)
99
if
(m
ve
rb
os
e)
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n
o
O
E
:
\R
e
se
a
rc
h
\s
im
p
le
b
u
s\
S
im
p
le
B
u
s\
S
im
p
le
B
u
sS
lo
w
M
em
.
c
s
2
40 41 42
p
u
b
li
c
b
o
o
l
d
ir
e
c
t
w
r
it
e
(r
ef
in
t
d
a
ta
,
u
in
t
a
d
d
re
ss
)
43
M
E
M
[(
ad
dr
es
s
—
m
s
ta
r
t
a
d
d
re
ss
)/
4]
=
d
a
ta
;
44
r
e
tu
rn
tr
u
e
;
45 46 47
p
u
b
li
c
s
im
p
le
b
u
s
s
ta
tu
s
r
e
a
d
(r
ef
in
t
d
a
ta
,
u
in
t
a
d
d
re
ss
)
48
if
(m
w
ai
tc
o
u
n
t
<
0)
49
m
w
a
it
c
o
u
n
t
=
(i
n
t)
m
n
rw
a
it
st
a
te
s;
50
r
e
tu
rn
s
im
p
le
b
u
s
s
ta
tu
s
SI
M
PL
E
BU
S
W
A
IT
;
51 52
if
(m
w
ai
tc
o
u
n
t
=
=
0)
53
d
a
ta
=
M
E
M
[(
ad
dr
es
s
—
m
s
ta
r
ta
d
d
re
s
s
)/
4
];
54
r
e
tu
rn
s
im
p
le
b
u
s
s
ta
tu
s.
S
IM
P
L
E
BU
S
O
K
;
55 56
r
e
tu
rn
s
im
p
le
b
u
s
s
ta
tu
s
SI
M
PL
E
BU
S
W
A
IT
;
57 58 59
p
u
b
li
c
s
im
p
le
b
u
s
s
ta
tu
s
w
r
it
e
(r
ef
in
t
d
a
ta
,
u
in
t
a
d
d
re
ss
)
60
if
(m
w
ai
tc
o
u
n
t
<
0)
61
m
w
a
it
c
o
u
n
t
=
(i
n
t)
m
n
rw
a
it
st
a
te
s;
62
r
e
tu
rn
s
im
p
le
b
u
s
s
ta
tu
s.
S
IM
P
L
E
BU
S
W
A
IT
;
63 64
if
(m
w
ai
tc
o
u
n
t
=
=
0)
65
M
E
M
[(
ad
dr
es
s
—
m
s
ta
r
ta
d
d
re
s
s
)/
4
)
=
d
a
ta
;
66
r
e
tu
rn
s
im
p
le
_
b
u
s
s
ta
tu
s.
S
IM
P
L
E
BU
S
O
K
;
67
}
68
r
e
tu
rn
s
im
p
le
b
u
s
s
ta
tu
s
SI
M
PL
E
BU
S
W
A
IT
;
69
}
70
}
71 72
n
n
O
E
:
\R
es
ea
rc
h
\s
im
p
le
b
u
s\
S
im
p
le
su
s\
S
im
p
le
B
u
sM
as
te
rB
lo
ck
in
g
. o
s
1
u
s
in
g
S
ys
te
m
;
2 3
p
u
b
li
c
c
la
ss
s
im
p
le
bu
s
m
a
s
te
r
b
lo
ck
in
g
:
B
as
eM
od
ul
e
4
(
5 6
p
u
b
li
c
C
lo
ck
d
o
c
k
;
7
p
u
b
li
c
s
im
p
le
bu
s
b
lo
ck
in
g
if
bu
s
p
o
rt
;
8
p
ri
v
a
te
u
in
t
m
u
n
iq
u
e
p
ri
o
ri
ty
;
9
p
ri
v
a
te
u
in
t
m
a
d
d
re
ss
;
10
p
ri
v
a
te
b
o
o
l
m
lo
c
k
;
11
p
ri
v
a
te
in
t
m
ti
m
e
o
u
t;
12
p
ri
v
a
te
c
o
n
s
t
u
in
t
m
y
le
n
g
th
=
0x
10
;
13 14
p
u
b
li
c
s
im
p
le
bu
s
m
a
s
te
r
b
lo
c
k
in
g
(s
tr
in
g
n
a
m
e
,
u
in
t
u
n
iq
u
e
p
ri
o
ri
ty
,
u
in
t
a
d
d
re
ss
,
b
o
o
l
u
lo
ck
,
in
t
ti
m
eo
u
t)
:b
as
e
1
(n
am
e)
15 16
m
u
n
iq
u
e
p
ri
o
ri
ty
=
u
n
iq
u
e
p
ri
o
ri
ty
;
17
m
a
d
d
re
ss
=
a
d
d
re
ss
;
18
m
lo
c
k
=
u
lo
c
k
;
19
m
ti
m
eo
u
t=
ti
m
eo
u
t;
20
}
—
21 22
[P
ro
ce
ss
]
23
[E
ve
nt
L
is
t
(“
po
se
dg
e”
,
“
d
o
c
k
”
)
24
p
u
b
li
c
v
o
id
m
a
in
a
c
ti
o
n
()
25 26
in
t[
J
m
y
da
ta
=
n
e
w
in
t[
m
yl
en
gt
h]
;
27
in
t
i;
28
s
im
p
le
bu
s
s
ta
tu
s
s
ta
tu
s
;
29
w
h
il
e
(t
ru
e)
30
//
W
a
it
()
;
31
s
ta
tu
s
=
bu
s
p
o
rt
.b
u
rs
t
r
e
a
d
(m
u
n
iq
u
e
p
ri
o
ri
ty
,
m
y
d
at
a,
m
a
d
d
re
ss
,
m
_
lo
o
k
);
32
if
(s
ta
tu
s
=
=
s
im
p
le
bu
s
s
ta
tu
s.
S
IM
P
L
E
BU
S
ER
R
O
R)
33
C
o
n
so
le
.O
u
t.
W
ri
te
L
in
e(
”{
O
:g
}
{1
:s
}
:
b
lo
ck
in
g
—
re
ad
fa
il
e
d
a
t
a
d
d
re
ss
{2
:x
}”
,C
ur
re
nt
T
im
e/
lO
.O
,
M
ar
ne
,
m
a
d
d
re
ss
);
34 35
fo
r
(i
=
0;
i
<
m
y
le
n
g
th
;
+
+
i)
{
36
m
y
d
at
a[
i]
+
=
i;
37
W
a
it
;
E
:\
R
es
ea
rc
h
\s
±
m
p
le
b
u
s\
S
im
p
le
3
u
s\
S
im
p
le
B
u
sM
as
te
rB
lo
ck
±
n
g
.c
s
2
38 39 40
s
ta
tu
s
=
bu
s
p
o
rt
.b
u
rs
t
w
r
it
e(
m
u
n
iq
u
e
p
ri
o
ri
ty
,
m
y
d
at
a,
m
a
d
d
re
ss
,
m
lo
c
k
);
41
if
(s
ta
tu
s
=
=
s
im
p
le
bu
s
s
ta
tu
s.
S
IM
P
L
E
BU
S
ER
R
O
R)
42
C
o
n
so
le
.O
u
t.
W
ri
te
L
in
e(
”{
O
:g
}
{1
:s
}
:
bl
oc
ki
ng
—
w
r±
te
fa
il
e
d
e
t
a
d
d
re
ss
{2
:x
}”
,C
ur
re
nt
T
im
e/
10
.0
,
N
ai
ne
,
V
m
a
d
d
re
ss
)
43 44
W
ai
t
(m
ti
m
e
o
u
t)
;
45
//
W
a
it
()
;
46 47 48 49 50 51 52 53
n
n
E
:
\R
e
se
a
rc
h
\s
im
p
le
b
u
s\
S
im
p
le
B
u
s\
S
im
p
le
B
u
sM
as
te
rN
o
n
3
lo
ck
in
g
. c
s
1
u
s
in
g
S
ys
te
m
;
2 3
p
u
b
li
c
c
la
ss
s
im
p
le
bu
s
m
a
s
te
r
n
o
n
b
lo
ck
in
g
:
B
as
eM
od
ul
e
4
{
5
p
u
b
li
c
d
o
c
k
d
o
c
k
;
6
p
u
b
li
c
s
im
p
le
bu
s
n
o
n
b
lo
c
k
in
g
if
b
u
s_
p
o
rt
;
7
p
ri
v
a
te
u
in
t
m
u
n
iq
u
e
p
ri
o
ri
ty
;
8
p
ri
v
a
te
u
in
t
m
s
ta
r
ta
d
d
re
s
s
;
9
p
ri
v
a
te
b
o
o
l
m
lo
c
k
;
10
p
ri
v
a
te
in
t
m
ti
m
e
o
u
t;
11 12
p
u
b
li
c
s
im
p
le
bu
s
m
a
s
te
r
n
o
n
b
lo
c
k
in
g
(s
tr
in
g
n
a
m
e
,
u
in
t
u
n
iq
u
e
p
ri
o
ri
ty
,
u
in
t
s
ta
r
ta
d
d
re
s
s
,
b
o
o
l
u
lo
ck
,
in
t
é
ti
m
eo
u
t)
:
b
as
e(
na
m
e)
13 14
m
u
n
iq
u
e
p
ri
o
ri
ty
=
u
n
iq
u
e
p
ri
o
ri
ty
;
15
m
s
ta
r
ta
d
d
re
s
s
=
s
ta
rt
a
d
d
re
s
s
;
16
m
lo
c
k
=
u
lo
c
k
;
17
m
ti
m
eo
u
t=
ti
m
eo
u
t;
18
}
—
19 20
[P
ro
ce
ss
]
21
[E
ve
nt
L
is
t
(“
po
se
dg
e”
,
“
d
o
c
k
”
)
J
22
p
u
b
li
c
v
o
id
m
a
in
a
c
ti
o
n
()
23 24
in
tE
l
m
y
da
ta
=
{0
};
25
in
t
c
n
t
=
0;
26
u
in
t
a
d
d
r
=
m
s
ta
r
ta
d
d
re
s
s
;
27
//
W
a
it
Q
;
//
fo
r
th
e
n
e
x
t
r
is
in
g
d
o
c
k
e
dg
e
28
w
h
il
e
(t
ru
e)
29
bu
s
p
o
rt
.r
e
a
d
(m
u
n
iq
u
e
p
ri
o
ri
ty
,
m
y
d
at
a,
a
d
d
r,
m
lo
c
k
);
30
w
h
il
e
((
bu
s
p
o
rt
.g
e
t
s
ta
tu
s
(m
u
n
iq
u
e
p
ri
o
ri
ty
)
s
im
p
le
bu
s
s
ta
tu
s.
S
IM
P
L
E
BU
S
OK
)
&
&
(b
us
p
o
rt
.g
e
t
s
ta
tu
a
é
(m
u
n
iq
u
ep
ri
o
ri
ty
)
!=
s
im
p
le
bu
s
s
ta
tu
s.
S
IM
P
L
E
BU
S
E
R
R
O
R
))
31
W
a
it
;
32 33
if
(b
us
p
o
rt
.g
e
t
s
ta
tu
s
tm
u
n
iq
u
e
p
ri
o
ri
ty
)
=
=
s
im
p
le
bu
s
s
ta
tu
s.
S
IM
P
L
E
BU
S
ER
R
O
R)
34
C
o
n
so
le
.O
u
t.
W
ri
te
L
in
e(
”{
O
:g
}
{1
:s
}
:
ER
RO
R
c
a
n
n
o
t
r
e
a
d
fr
om
{2
:x
}”
,C
ur
re
nt
T
im
e/
lO
.O
,
N
am
e,
a
d
d
r)
;
35 36
m
y
d
at
a[
0]
+
=
c
n
t;
37
c
n
t+
+
;
E
:
\R
e
se
a
rc
h
\s
im
p
le
b
u
s\
S
im
p
le
B
u
s\
S
im
p
le
B
u
sM
as
te
rN
o
n
B
lo
ck
in
g
.c
s
2
38 39
b
u
s
p
o
rt
.w
ri
te
(m
u
n
iq
u
e
p
ri
o
ri
ty
,
m
y
d
at
a,
a
d
d
r,
m
lo
c
k
);
40
w
h
il
e
((
bu
s
p
o
rt
.g
e
t
s
ta
tu
s
(m
u
n
iq
u
e
p
ri
o
ri
ty
)
!=
s
im
p
le
b
u
s
s
ta
tu
s.
S
IM
P
L
E
BU
S
OK
)&
&
(b
us
p
o
rt
.g
e
t
s
ta
tu
s
V
(m
u
n
iq
u
ep
ri
o
ri
ty
)
s
im
p
le
b
u
s
s
ta
tu
s.
S
IM
P
L
E
BU
S
E
R
R
O
R
))
41
W
a
it
O
;
42 43
if
(b
us
p
o
rt
.g
e
t
s
ta
tu
s
(m
u
n
iq
u
ep
ri
o
ri
ty
)
=
=
s
im
p
le
b
u
s
s
ta
tu
s.
S
IM
P
L
E
BU
S
ER
R
O
R
)
44
C
o
n
so
le
.O
u
t.
W
ri
te
L
in
e
(”
{0
:g
}
{1
:s
}
:
ER
R
O
R
c
a
n
n
o
t
w
r
it
e
ta
{2
:x
}’
T
,C
ur
re
nt
T
im
e/
lO
.O
,
N
am
e,
a
d
U
r)
;
45 46
W
a
it
(m
ti
m
eo
ut
)
47
//
W
a
it
()
;
/1
fo
r
th
e
n
e
x
t
r
is
in
g
d
o
c
k
e
d
g
e
48
a
d
d
r+
=
4
;
//
n
e
x
t
w
o
rd
(b
yt
e
a
d
d
re
ss
in
g
)
49
if
(a
dd
r
>
(m
st
ar
ta
d
d
re
ss
+
0
x
8
0
))
50
a
d
d
r
=
m
s
ta
r
t
a
d
d
re
ss
;
o
n
t
=
0;
51
}
—
52 53 54 55 56 57 58 59 60
n
o
o
E
:
\R
e
se
a
rc
h
\s
im
p
le
b
u
s\
S
im
p
le
3
u
s\
S
im
p
le
B
u
sM
as
te
rD
ir
ec
t.
o
s
1
u
s
in
g
S
ys
te
m
;
2 3
p
u
b
li
c
c
la
ss
s
im
p
le
bu
s
m
a
s
te
r
d
ir
e
c
t
:
B
as
eM
od
ul
e
4
{
5
p
u
b
li
c
C
lo
ck
d
o
c
k
;
6
p
u
b
li
c
s
im
p
le
bu
s
d
ir
e
c
t
if
bu
s
p
o
rt
;
7
p
ri
v
a
te
u
in
t
m
a
d
d
re
ss
;
8
p
ri
v
a
te
in
t
m
ti
m
e
o
u
t;
9
p
ri
v
a
te
b
o
o
l
m
v
e
r
b
o
se
;
10 11
p
u
b
li
c
s
im
p
le
bu
s
m
a
s
te
r
d
ir
e
c
t
(s
tr
in
g
n
a
m
e
,
u
in
t
a
d
d
re
ss
,
in
t
ti
m
eo
u
t,
b
o
o
l
v
e
r
b
o
se
)
:
b
as
e
(n
am
e)
12 13
m
a
d
d
re
ss
=
a
d
d
re
ss
;
14
m
ti
m
e
o
u
t=
ti
m
e
o
u
t;
15
m
v
e
r
b
o
se
=
v
er
b
o
se
;
16
}
17 18
p
u
b
li
c
s
im
p
le
bu
s
m
a
s
te
r
d
ir
e
c
t(
st
ri
n
g
n
a
m
e
,
u
in
t
a
d
d
re
ss
,
in
t
ti
m
eo
u
t)
:
b
a
se
(n
am
e)
19 20
m
a
d
d
re
ss
=
a
d
d
re
ss
;
21
m
ti
m
e
o
u
t=
ti
m
e
o
u
t;
22
m
v
e
r
b
o
se
=
fa
ls
e
;
23
}
—
24 25
[P
ro
ce
ss
j
26
[E
ve
nt
L
is
t
(“
po
se
dg
e”
,
“
d
o
c
k
”
))
27
p
u
b
li
c
v
o
id
m
a
in
a
c
ti
o
n
()
28 29
in
t[
]
m
y
da
ta
=
n
e
w
in
t[
4
];
30
w
h
il
e
(t
ru
e)
31 32
bu
s
p
o
rt
.d
ir
e
c
t
r
e
a
d
(r
ef
m
y
d
at
a[
0)
,
m
a
d
d
re
ss
);
33
bu
s
p
o
rt
.d
ir
e
c
t
r
e
a
d
(r
ef
m
y
d
at
a[
1]
,
m
a
d
d
re
ss
+
4
);
34
bu
s
p
o
rt
.d
ir
e
c
t
r
e
a
d
(r
ef
m
y
d
at
a[
2]
,
m
a
d
d
re
ss
+
8
);
35
bu
s
p
o
rt
.d
ir
e
c
t
r
e
a
d
(r
ef
m
y
d
at
a[
3]
,
m
a
d
d
re
ss
+
l2
)
36 37
if
(m
ve
rb
os
e)
38
C
o
n
so
le
.W
ri
te
L
in
e(
”{
O
:g
}
{1
:s
}
:
m
e
m
[{
2:
x}
:{
3:
x}
]
=
({
4:
x}
,
(5
:x
},
{6
:x
},
{7
:x
})
”,
C
ur
re
nt
T
im
e/
lO
.O
,
N
am
e,
m
a
d
d
re
ss
,
m
a
d
d
re
ss
+
l5
,
m
y
d
at
a[
0J
,
m
y
d
at
a[
1]
,
m
y
d
at
a[
2]
,
m
y
d
at
a[
3]
);
U)
u
u
w
-H
n
G)
3)
U)
U)
z
U)
Z
n
U)
H
E
-H
U)
U)
Z
n
U)
H
-
E -J
-H Z
U) o
— w
U) E
Z -H
_o
G) E
HQ 4J
E -H
-H U)
U) w
u
U)
w
tÉ)
G)
E —
Q H eJ U) U) ÉD r—
U) Q Q Q Q Q Q Q Q
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Annex C My First System Example
n 1//
T
h
ir
d
P
ar
ty
T
o
o
lE
x
am
p
le
c
s
2
//
B
y
3
//
Ja
m
es
L
ap
al
m
e
20
03
4 5
u
s
in
g
S
ys
te
m
;
6
u
s
in
g
S
y
st
e
m
.C
o
ll
e
c
ti
o
n
s;
7
u
s
in
g
S
y
st
e
m
.R
e
fl
e
c
ti
o
n
;
8 9
/
//
<
su
m
m
ar
y>
S
yn
ch
ro
no
us
In
te
rg
e
r
G
en
er
at
o
r<
/s
u
rn
m
ar
y
>
10
//
/<
re
m
ar
k
s>
11
//
/I
n
st
a
n
c
e
s
c
f
th
is
c
o
m
p
o
n
en
t,
w
he
n
d
ri
v
in
g
by
a
d
o
c
k
,
12
//
/g
e
n
e
ra
te
a
n
in
te
g
e
r
v
a
lu
e
o
n
e
a
c
h
p
o
si
ti
v
e
13
//
/e
d
g
e
o
f
th
e
d
o
c
k
.
14
//
/
15
//
/T
h
e
v
a
lu
e
is
ln
cr
em
en
te
d
by
1
a
ft
e
r
e
a
c
h
16
//
/p
o
s
it
iv
e
e
dg
e
17
//
/<
/r
e
m
a
rk
s’
18 19
p
u
b
li
c
c
la
ss
M
od
ul
eA
:
B
as
eM
o
du
le
t
20 21
//
/
<
su
m
m
a
ry
>
C
lo
ck
in
p
u
t
p
o
rt
<
/s
u
m
m
ar
y
>
22
p
u
b
li
c
d
o
c
k
c
lk
;
23
//
/
<
s
u
m
rn
a
ry
>
In
te
g
er
o
u
p
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